Area-Time Efficient Hardware Architecture for CRYSTALS-Kyber
This paper presents a novel area-time efficient hardware architecture of the lattice-based CRYSTALS-Kyber, which has entered the third round of the post-quantum cryptography standardization competition hosted by the National Institute of Standards and Technology. By developing a dual-path delay feed...
Main Authors: | Tuy Tan Nguyen, Sungjae Kim, Yongjun Eom, Hanho Lee |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-05-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/12/11/5305 |
Similar Items
-
NTT and Inverse NTT Quantum Circuits in CRYSTALS-Kyber for Post-Quantum Security Evaluation
by: Gyeongju Song, et al.
Published: (2023-09-01) -
High-Speed NTT Accelerator for CRYSTAL-Kyber and CRYSTAL-Dilithium
by: Trong-Hung Nguyen, et al.
Published: (2024-01-01) -
An Analysis of Hardware Design of MLWE-Based Public-Key Encryption and Key-Establishment Algorithms
by: Tuy Tan Nguyen, et al.
Published: (2022-03-01) -
Efficient-Scheduling Parallel Multiplier-Based Ring-LWE Cryptoprocessors
by: Tuy Nguyen Tan, et al.
Published: (2019-04-01) -
Verified NTT Multiplications for NISTPQC KEM Lattice Finalists: Kyber, SABER, and NTRU
by: Vincent Hwang, et al.
Published: (2022-08-01)