An implementation method of missile speed compensation with FPGA on high speed moving platform
In view of real-time demand for speed compensation on high speed moving platform, an implementation method of missile speed compensation is proposed. After the idea of range cell migration compensation applied to the missile speed compensation, the signal-to-noise ratio of coherent accumulation is i...
Main Authors: | Hou Kaiqiang, Shi Junnan, Xu Yanzhang, Qiu Xiaoyan |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2019-02-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000098060 |
Similar Items
-
A low power and high speed decoder design based on FPGA
by: Zhou Songjiang, et al.
Published: (2018-04-01) -
A modified MixColumn-InversMixColumn in AES algorithm suitable for hardware implementation using FPGA device
by: Ragiel Hadi Prayitno, et al.
Published: (2023-12-01) -
FPGA Implementation of Nerve Cell Using Izhikevich Neuronal Model as Spike Generator (SG)
by: Mohammed Tariqul Islam, et al.
Published: (2024-01-01) -
Interference Mitigation for GNSS Receivers Using FFT Excision Filtering Implemented on an FPGA
by: Tasneem Yousif, et al.
Published: (2022-10-01) -
High-performance FPGA Architecture for Data Streams Processing on Example of IPsec Gateway
by: Mateusz Korona, et al.
Published: (2018-08-01)