Redundant Hardware Components for ASIC. RTL Model and Synthesys
Redundancy is a very popular and effective method to increase fault tolerance of the system. Fault tolerance in modern embedded systems is important feature due to accelerating aging and manufacturing defects, which diagnosis during the chip testing at fabric is impossible. In addition, different wa...
Main Authors: | Valentin Rozanov, Yuriy Sheynin, Elena Suvorova |
---|---|
Format: | Article |
Language: | English |
Published: |
FRUCT
2018-05-01
|
Series: | Proceedings of the XXth Conference of Open Innovations Association FRUCT |
Subjects: | |
Online Access: | https://fruct.org/publications/abstract22/files/Roz.pdf |
Similar Items
-
Structural Redundancy and Design Space Exploration Method for the Hardware Components with Fault Mitigation Design
by: Valentin Rozanov, et al.
Published: (2017-11-01) -
ReTrustFSM: Toward RTL Hardware Obfuscation-A Hybrid FSM Approach
by: M. Sazadur Rahman, et al.
Published: (2023-01-01) -
RTL-DEVS: HDL Design and Simulation Methodology for DEVS Formalism-Based Simulation Tool
by: Bo-Seung Kwon, et al.
Published: (2022-12-01) -
RTL Conversion Method From Pipelined Synchronous RTL Models Into Asynchronous Ones
by: Shogo Semba, et al.
Published: (2022-01-01) -
Structured Design of Complex Hardware Microarchitectures Based on Explicit Generic Implementations of Custom Microarchitectural Mechanisms
by: Alexander Antonov
Published: (2022-03-01)