A False Trigger-Strengthened and Area-Saving Power-Rail Clamp Circuit with High ESD Performance
A power clamp circuit, which has good immunity to false trigger under fast power-on conditions with a 20 ns rising edge, is proposed in this paper. The proposed circuit has a separate detection component and an on-time control component which enable it to distinguish between electrostatic discharge...
Main Authors: | Boyang Ma, Shupeng Chen, Shulong Wang, Lingli Qian, Zeen Han, Wei Huang, Xiaojun Fu, Hongxia Liu |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-05-01
|
Series: | Micromachines |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-666X/14/6/1172 |
Similar Items
-
Investigation of CDM ESD Protection Capability Among Power-Rail ESD Clamp Circuits in CMOS ICs With Decoupling Capacitors
by: Yi-Chun Huang, et al.
Published: (2023-01-01) -
A Novel DTSCR Structure with High Holding Voltage and Enhanced Current Discharge Capability for 28 nm CMOS Technology ESD Protection
by: Zeen Han, et al.
Published: (2023-12-01) -
Ultra-Low-Voltage-Triggered Silicon Controlled Rectifier ESD Protection Device for 2.5 V Nano Integrated Circuit
by: Ruibo Chen, et al.
Published: (2022-11-01) -
Experimental Investigation and Model Analysis on a GaN Electrostatic Discharge Clamp
by: Yijun Shi, et al.
Published: (2022-01-01) -
MOSs-String-Triggered Silicon-Controlled Rectifier (MTSCR) ESD Protection Device for 1.8 V Application
by: Ruibo Chen, et al.
Published: (2023-03-01)