Efficient field‐programmable gate array‐based reconfigurable accelerator for deep convolution neural network

Efficient field‐programmable gate array‐based reconfigurable accelerator for deep convolution neural network

Abstract Deep convolutional neural networks (DCNNs) have been widely applied in various modern artificial intelligence (AI) applications. DCNN's inference is a process with high calculation costs, which usually requires billions of multiply‐accumulate operations. On mobile platforms such as emb...

Full description

Bibliographic Details
Main Authors:	Xianghong Hu, Taosheng Chen, Hongmin Huang, Zihao Liu, Xueming Li, Xiaoming Xiong
Format:	Article
Language:	English
Published:	Wiley 2021-03-01
Series:	Electronics Letters
Subjects:	Internet software Neural nets
Online Access:	https://doi.org/10.1049/ell2.12121

Similar Items

An efficient loop tiling framework for convolutional neural network inference accelerators
by: Hongmin Huang, et al.
Published: (2022-01-01)

Design Space Exploration for YOLO Neural Network Accelerator
by: Hongmin Huang, et al.
Published: (2020-11-01)

Reconfigurable computing : accelerating computation with field-programmable gate arrays /
by: 314477 Gokhale, Maya, et al.
Published: (2005)

A digital signal processor‐efficient accelerator for depthwise separable convolution
by: Xueming Li, et al.
Published: (2022-03-01)

Field-programmable gate array based fog analytic node architecture with reconfigurable application plane /
by: Tan, Tze Hon, 1988-, author 583937, et al.
Published: (2022)

Field-programmable gate array based fog analytic node architecture with reconfigurable application plane /
by: Tan, Tze Hon, 1988-, author 583937
Published: (2022)

Implementation of a reconfigurable computer : accelerating computation with field - programmable gate arrays /
by: Vishnu Paramasivam, 1984-, et al.
Published: (2007)

Indoor positioning using artificial neural network with field programmable gate array implementation
by: Syahrulanuar, Ngah, et al.
Published: (2018)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
by: Mohammed Isam Eldin Hassan Mohammed, 1995-, author 629533, et al.
Published: (2020)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
by: Mohammed Isam Eldin Hassan Mohammed, 1995-, author 629533
Published: (2020)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
by: Mohammed, Mohammed Isam Eldin Hassan
Published: (2020)

Implementation of a reconfigurable computer : accelerating computation with field - programmable gate arrays [electronic resource] /
by: Vishnu Paramasivam, 1984-, et al.
Published: (2007)

Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique
by: Jia Hou, et al.
Published: (2024-01-01)

A survey of field programmable gate array (FPGA)-based graph convolutional neural network accelerators: challenges and opportunities
by: Shun Li, et al.
Published: (2022-11-01)

Boundary augment: A data augment method to defend poison attack
by: Xuan Chen, et al.
Published: (2021-11-01)

Implementation of Highly Reliable Convolutional Neural Network with Low Overhead on Field-Programmable Gate Array
by: Xin Chen, et al.
Published: (2024-02-01)

A High Performance Reconfigurable Hardware Architecture for Lightweight Convolutional Neural Network
by: Fubang An, et al.
Published: (2023-06-01)

Programming microsoft .NET /
by: 228461 Prosise, Jeff
Published: (2002)

Understanding .NET /
by: 339824 Chappell, David (David Wayne)
Published: (2006)

Programming microsoft .NET / [cakera padat]
by: 228461 Prosise, Jeff
Published: (2002)

High-Frequency Systolic Array-Based Transformer Accelerator on Field Programmable Gate Arrays
by: Yonghao Chen, et al.
Published: (2023-02-01)

Convolution, aggregation and attention based deep neural networks for accelerating simulations in mechanics
by: Saurabh Deshpande, et al.
Published: (2023-03-01)

Design of Petri Net-Based Cyber-Physical Systems Oriented on the Implementation in Field Programmable Gate Arrays
by: Remigiusz Wisniewski
Published: (2021-10-01)

FPGA-Based Reconfigurable Convolutional Neural Network Accelerator Using Sparse and Convolutional Optimization
by: Kavitha Malali Vishveshwarappa Gowda, et al.
Published: (2022-05-01)

Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation
by: Sa'ed Abed, et al.
Published: (2021-03-01)

Field-programmable gate array based fog analytic node architecture with reconfigurable application plane
by: Tan, Tze Hon
Published: (2022)

Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
by: Chen, Yu-Hsin, et al.
Published: (2016)

Improving source code suggestion with code embedding and enhanced convolutional long short‐term memory
by: Yasir Hussain, et al.
Published: (2021-06-01)

Face recognition using the convolutional neural network for barrier gate system
by: Mochammad Langgeng, Prasetyo, et al.
Published: (2021)

Design and implementation of reconfigurable ASK and FSK modulation and demodulation algorithm on FPGA (Field Programmable Gate Array)
by: Md Wahid Sadiq, et al.
Published: (2022-01-01)

Energy Efficiency Evaluation of Dynamic Partial Reconfiguration in Field Programmable Gate Arrays: An Experimental Case Study
by: Vincenzo Conti, et al.
Published: (2018-03-01)

ASP.NET programmer's reference /
by: 346153 Caison, Charles
Published: (2002)

Resource efficient embedded neural network on field programmable gate array /
by: Nasiruddin Nasirin, 19892-, author 607236, et al.
Published: (2017)

Resource-efficient embedded neural network on field programmable gate array /
by: Nasiruddin Nasirin, 19892-, author 607236, et al.
Published: (2017)

Neural network acceleration methods via selective activation
by: Siyu Wang, et al.
Published: (2023-04-01)

Stochastic Computing Convolutional Neural Network Architecture Reinvented for Highly Efficient Artificial Intelligence Workload on Field-Programmable Gate Array
by: Yang Yang Lee, et al.
Published: (2024-01-01)

Design of a Generic Dynamically Reconfigurable Convolutional Neural Network Accelerator with Optimal Balance
by: Haoran Tong, et al.
Published: (2024-02-01)

Programmable logic controller on field programmable gate array
by: Ahmad Zuri B Sha'Ameri Zulfakar A, Chong Yee Nah
Published: (2018)

Position-Wise Gated Res2Net-Based Convolutional Network with Selective Fusing for Sentiment Analysis
by: Jinfeng Zhou, et al.
Published: (2023-04-01)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware /
by: Vishnu Paramasivam, 1984-, et al.
Published: (2009)