Test Scheduling and Test Time Minimization of System-on-Chip Using Modified BAT Algorithm
System-on-Chip (SoC) is a structure in which semiconductor components are integrated into a single die. As a result, testing time should be reduced to achieve a low cost for each chip. Effective test scheduling can reduce the SoC testing time, which is more challenging due to its complexity. In this...
Main Authors: | Gokul Chandrasekaran, Neelam Sanjeev Kumar, P. R. Karthikeyan, K. Vanchinathan, Neeraj Priyadarshi, Bhekisipho Twala |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9964215/ |
Similar Items
-
Testing the Performance of Bat-Algorithm for Permutation Flow Shop Scheduling Problems with Makespan Minimization
by: Jeen Robert Bellabai, et al.
Published: (2022-08-01) -
An Improved Unordered Pair Bat Algorithm for Solving the Symmetrical Traveling Salesman Problem
by: Nan Zhang, et al.
Published: (2022-02-01) -
Florida’s Bats: Tricolored Bat
by: Emily Evans, et al.
Published: (2017-12-01) -
Florida’s Bats: Evening Bat
by: Emily Evans, et al.
Published: (2017-12-01) -
A Bioinspired Test Generation Method Using Discretized and Modified Bat Optimization Algorithm
by: Bahman Arasteh, et al.
Published: (2024-01-01)