Low-Power SAR ADCs: Basic Techniques and Trends
With the advent of small, battery-powered devices, power efficiency has become of paramount importance. For analog-to-digital converters (ADCs), the successive approximation register (SAR) architecture plays a prominent role thanks to its ability to combine power efficiency with a simple architectur...
Main Author: | Pieter Harpe |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Open Journal of the Solid-State Circuits Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9908164/ |
Similar Items
-
A 12-b Subranging SAR ADC Using Detect-and-Skip Switching and Mismatch Calibration for Biopotential Sensing Applications
by: Cong Luong Nguyen, et al.
Published: (2022-05-01) -
A 16.5-μW 73.7-dB-SNDR Second-Order Fully Passive Noise-Shaping SAR ADC With a Hybrid Switching Procedure
by: Zheng Li, et al.
Published: (2023-01-01) -
Exploiting Smallest Error to Calibrate Non-Linearity in SAR Adcs
by: Hua Fan, et al.
Published: (2018-01-01) -
A Power-Efficient Pipelined ADC with an Inherent Linear 1-Bit Flip-Around DAC
by: Peiyuan Wan, et al.
Published: (2020-01-01) -
A 13-Bit 1-MS/s SAR ADC With Completion-Aware Background Capacitor Mismatch Calibration
by: Sunghyun Bae, et al.
Published: (2023-01-01)