Design Topologies of a CMOS Charge Pump Circuit for Low Power Applications

Design Topologies of a CMOS Charge Pump Circuit for Low Power Applications

Applications such as non-volatile memories (NVM), radio frequency identification (RFID), high voltage generators, switched capacitor circuits, operational amplifiers, voltage regulators, and DC–DC converters employ charge pump (CP) circuits as they can generate a higher output voltage from the very...

Full description

Bibliographic Details
Main Authors: Labonnah Farzana Rahman, Mohammad Marufuzzaman, Lubna Alam, Mazlin Bin Mokhtar
Format: Article
Language:English
Published: MDPI AG 2021-03-01
Series:Electronics
Subjects:
charge pump
topologies
CMOS
high voltage
low power
Online Access:https://www.mdpi.com/2079-9292/10/6/676

Similar Items

Similar Items