Low Cost Reversible Signed Converter

Low Cost Reversible Signed Converter

The image compression required signed data that has a symmetric about zero to improve the efficiency of the compression. The unsigned images will convert to signed images using 1’complement (1’C) converter or 2’complement (2’C) converter. The converter (1’C or 2’C) has two problems first is the tra...

Full description

Bibliographic Details
Main Author:	Wisam Haitham Abbood
Format:	Article
Language:	Arabic
Published:	Mustansiriyah University/College of Engineering 2009-12-01
Series:	Journal of Engineering and Sustainable Development
Subjects:	Signed converter 1’complement 2’complement digital adder adder/subtractor FPGA, Xilinx
Online Access:	https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/1520

Similar Items

LOW COST APPROXIMATE ADDER SUBTRACTOR FOR FIR FILTER
by: W.A. Mahmou, et al.
Published: (2003-09-01)

A PROPOSED METHOD OF IMPLEMENTATION OF AN OPTIMAL FAST AND VERY LOW COST ADDER BY USING XILINX FPGA
by: w.a Mahmoud, et al.
Published: (2003-06-01)

A Novel Approach to Design 2-bit Binary Arithmetic Logic Unit (ALU) Circuit Using Optimized 8:1 Multiplexer with Reversible logic
by: Vandana Shukla, et al.
Published: (2015-06-01)

Novel reversible CLA, optimized RCA and parallel adder/subtractor circuits
by: Gharajeh Mohammad Samadi, et al.
Published: (2020-01-01)

A New Approach to Design of Cost-Efficient Reversible Quantum Dual-Full Adder and Subtractor
by: Heranmoy Maity, et al.
Published: (2024-04-01)

Tolerant and low power subtractor with 4:2 compressor and a new TG‐PTL‐float full adder cell
by: Ayoub Sadeghi, et al.
Published: (2022-09-01)

Design of ternary full-adder and full-subtractor using pseudo NCNTFETs
by: SV RatanKumar, et al.
Published: (2023-12-01)

Fast Mux-based Adder with Low Delay and Low PDP
by: H. Tavakolaee, et al.
Published: (2019-07-01)

Design and Implementation of Novel Efficient Full Adder/Subtractor Circuits Based on Quantum-Dot Cellular Automata Technology
by: Mohsen Vahabi, et al.
Published: (2021-09-01)

8-Bit Adder and Subtractor with Domain Label Based on DNA Strand Displacement
by: Weixuan Han, et al.
Published: (2018-11-01)

Efficient Designs of Quantum Adder/Subtractor Using Universal Reversible Gate on IBM Q
by: Mohamed Osman, et al.
Published: (2021-10-01)

FPGA Implementation of Threshold-Type Binary Memristor and Its Application in Logic Circuit Design
by: Liu Yang, et al.
Published: (2021-10-01)

Complete Neural Network on a Single FPGA Chip
by: Dhafer R. Zaghar
Published: (2010-09-01)

A High-Speed Parallel Architecture for Ripple Carry Adder with Fault Detection and Localization
by: Muhammad Ali Akbar, et al.
Published: (2021-07-01)

Wide word‐length carry‐select adder design using ripple carry and carry look‐ahead method based hybrid 4‐bit carry generator
by: Mehedi Hasan, et al.
Published: (2024-02-01)

DESIGN OF FFT ARCHITECTURE USING KOGGE STONE ADDER
by: Rambabu Nusullapalli, et al.
Published: (2018-12-01)

Design and Analysis of Full Adder Using 0.6 Micron CMOS Technology
by: Lee Chen Fei, et al.
Published: (2023-02-01)

Performance analysis of full adder and full subtractor using quantum-dot cellular automata
by: Ritesh Kumar Jaiswal, et al.
Published: (2023-12-01)

ParAlleL: A Novel Population-Based Approach to Biological Logic Gates
by: Felipe A. Millacura, et al.
Published: (2019-03-01)

Performance Comparison of Carry-Lookahead and Carry-Select Adders Based on Accurate and Approximate Additions
by: Padmanabhan Balasubramanian, et al.
Published: (2018-12-01)

Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders
by: Fasih Ud Din Farrukh, et al.
Published: (2020-01-01)

High-Capacity Data Processing with FPGA-Based Multiplication Algorithms and the Design of a High-Speed LUT Multiplier
by: Kenan Baysal, et al.
Published: (2023-12-01)

PACoGen: A Hardware Posit Arithmetic Core Generator
by: Manish Kumar Jaiswal, et al.
Published: (2019-01-01)

Design and Comparative Analysis of High Speed and Low Power ALU Using RCA and Sklansky Adders for High-Performance Systems
by: A. Alrashdi, et al.
Published: (2022-04-01)

RECONSTRUCTION OF EXISTING LIVESTOCK FEED PRODUCTION PLANTS BY ADDING A HYDRAULIC ADDER
by: D. Kiš, et al.
Published: (2007-06-01)

Gate-Level Static Approximate Adders: A Comparative Analysis
by: Padmanabhan Balasubramanian, et al.
Published: (2021-11-01)

Ultra-Low-Cost Design of Ripple Carry Adder to Design Nanoelectronics in QCA Nanotechnology
by: Mohsen Vahabi, et al.
Published: (2022-07-01)

Posit Arithmetic Hardware Implementations with The Minimum Cost Divider and SquareRoot
by: Feibao Xiao, et al.
Published: (2020-10-01)

Ambulatory electrocardiography and serum cardiac troponin I measurement in 21 dogs envenomated by the European adder (Vipera berus)
by: Hannah J. Harjen, et al.
Published: (2020-07-01)

Design and analysis of a novel fast adder using logical effort method
by: Hamid Tavakolaee, et al.
Published: (2023-07-01)

IMAGIN: Library of IMPLY and MAGIC NOR-Based Approximate Adders for In-Memory Computing
by: Chandan Kumar Jha, et al.
Published: (2022-01-01)

The status of and some notes on the Gaboon adder <i>Bitis gabonica</i> in northern KwaZulu/Natal, South Africa and southern Mozambique
by: R. Kyle
Published: (2003-12-01)

Real-time fault tolerant full adder design for critical applications
by: Pankaj Kumar, et al.
Published: (2016-09-01)

Post algebras and ternary adders
by: Daniel Etiemble
Published: (2023-03-01)

Decimal Multiplication in FPGA with a Novel Decimal Adder/Subtractor
by: Mário P. Véstias, et al.
Published: (2021-06-01)

Design and analysis of hybrid 10T adder for low power applications
by: D. Srinivas, et al.
Published: (2023-12-01)

CNTFET-based digital arithmetic circuit designs in ternary logic with improved performance
by: Namineni Gireesh, et al.
Published: (2024-03-01)

GDI based full adders for energy efficient arithmetic applications
by: Mohan Shoba, et al.
Published: (2016-03-01)

Dynamic Power Consumption In CMOS N Bit Full-Adder Circuit
by: Amal Hasan, et al.
Published: (2021-05-01)

In Dogs With a European Adder Bite, Does the Use of Antivenom With Supportive Treatment Compared to Supportive Treatment Alone Improve Time to Recovery?
by: Lindsay Hodgson, et al.
Published: (2017-11-01)