A low power and high speed decoder design based on FPGA
In view of the complexity and inflexibility of the traditional encoding and decoding algorithms, this paper studies the forward propagation algorithm and structure of autoencoder neural networks. A low power consumption and high speed decoder system is proposed, using the autoencoder neural network...
Main Authors: | Zhou Songjiang, Li Shengchen, Liu Ming |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2018-04-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000080146 |
Similar Items
-
On-FPGA Spiking Neural Networks for End-to-End Neural Decoding
by: Gianluca Leone, et al.
Published: (2023-01-01) -
LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA
Published: (2019-04-01) -
Low Complexity Approach for High Throughput Belief-Propagation based Decoding of LDPC Codes
by: BOT, A., et al.
Published: (2013-11-01) -
FPGA Implementation of Nerve Cell Using Izhikevich Neuronal Model as Spike Generator (SG)
by: Mohammed Tariqul Islam, et al.
Published: (2024-01-01) -
Low-Latency Multi-Kernel Polar Decoders
by: Hossein Rezaei, et al.
Published: (2022-01-01)