Area-Efficient Mapping of Convolutional Neural Networks to Memristor Crossbars Using Sub-Image Partitioning
Memristor crossbars can be very useful for realizing edge-intelligence hardware, because the neural networks implemented by memristor crossbars can save significantly more computing energy and layout area than the conventional CMOS (complementary metal–oxide–semiconductor) digital circuits. One of t...
Main Authors: | Seokjin Oh, Jiyong An, Kyeong-Sik Min |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-01-01
|
Series: | Micromachines |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-666X/14/2/309 |
Similar Items
-
Optimization of Memristor Crossbar’s Mapping Using Lagrange Multiplier Method and Genetic Algorithm for Reducing Crossbar’s Area and Delay Time
by: Seung-Myeong Cho, et al.
Published: (2024-07-01) -
Memristor Crossbar Circuits Implementing Equilibrium Propagation for On-Device Learning
by: Seokjin Oh, et al.
Published: (2023-07-01) -
Synapse-Neuron-Aware Training Scheme of Defect-Tolerant Neural Networks with Defective Memristor Crossbars
by: Jiyong An, et al.
Published: (2022-02-01) -
Distributed In-Memory Computing on Binary Memristor-Crossbar for Machine Learning
by: Yu, Hao, et al.
Published: (2017) -
Memristor-CMOS Hybrid Neuron Circuit with Nonideal-Effect Correction Related to Parasitic Resistance for Binary-Memristor-Crossbar Neural Networks
by: Tien Van Nguyen, et al.
Published: (2021-07-01)