Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures
Chip-multiprocessor systems or CMPs have emerged as a high-perfomance organization for the increasing number of transistors available on a chip, and are projected to dominate the market of server and desktop computers. CMPs require innovative designs of on-chip memory hierarchies, especially designe...
Main Authors: | Francisco J. Villa, Manuel Acacio Sánchez, José Manuel García Carrasco |
---|---|
Format: | Article |
Language: | English |
Published: |
Postgraduate Office, School of Computer Science, Universidad Nacional de La Plata
2006-04-01
|
Series: | Journal of Computer Science and Technology |
Subjects: | |
Online Access: | https://journal.info.unlp.edu.ar/JCST/article/view/823 |
Similar Items
-
Techniques for improving the perfomance and scalability of directory-based shared-memory multiprocessors
by: Manuel Acacio Sánchez, et al.
Published: (2003-10-01) -
Study the Influential Factors in the Hit Rate of Cache Memory for a Multiprocessors System
by: Ammar A. Zaqzuq
Published: (2016-12-01) -
Adaptive Image Size Padding for Load Balancing in System-on-Chip Memory Hierarchy
by: So-Yeon Kim, et al.
Published: (2023-08-01) -
NCDE: In-Network Caching for Directory Entries to Expedite Data Access in Tiled-Chip Multiprocessors
by: Jae Eun Shim, et al.
Published: (2023-01-01) -
Proposal New Cache Coherence Protocol to Optimize CPU Time through Simulation Caches
by: Luma Fayeq Jalil, et al.
Published: (2016-06-01)