A 32-Bit DSP Instruction Pipeline Control Unit Verification Method Based on Instruction Reordering Strategy
The growing complexity and size of integrated circuits has made functional verification a huge challenge. As the control center of integrated circuit hardware design, any design errors in the Instruction Pipeline Control Unit (IPCU) will put the entire chip at significant risk. Verification of the I...
Main Authors: | Huili Wang, Sheng Liu, Ling Zhang |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-03-01
|
Series: | Symmetry |
Subjects: | |
Online Access: | https://www.mdpi.com/2073-8994/14/4/646 |
Similar Items
-
Securing Network Information System Design: An Efficient Tool for DSP Undocumented Instruction Mining
by: Xingcan Zhang, et al.
Published: (2023-03-01) -
An Approach for Matrix Multiplication of 32-Bit Fixed Point Numbers by Means of 16-Bit SIMD Instructions on DSP
by: Ilia Safonov, et al.
Published: (2022-12-01) -
Vectorization Programming Based on HR DSP Using SIMD
by: Chunhu Xie, et al.
Published: (2023-07-01) -
Cost-Effective Network Reordering Using FPGA
by: Vinh Quoc Hoang, et al.
Published: (2023-01-01) -
Packet Reordering in the Era of 6G: Techniques, Challenges, and Applications
by: Jiaqi Lin, et al.
Published: (2023-07-01)