Design of Network-on-Chip-Based Restricted Coulomb Energy Neural Network Accelerator on FPGA Device

Design of Network-on-Chip-Based Restricted Coulomb Energy Neural Network Accelerator on FPGA Device

Sensor applications in internet of things (IoT) systems, coupled with artificial intelligence (AI) technology, are becoming an increasingly significant part of modern life. For low-latency AI computation in IoT systems, there is a growing preference for edge-based computing over cloud-based alternat...

Full description

Bibliographic Details
Main Authors:	Soongyu Kang, Seongjoo Lee, Yunho Jung
Format:	Article
Language:	English
Published:	MDPI AG 2024-03-01
Series:	Sensors
Subjects:	field-programmable gate array internet of things network-on-chip restricted coulomb energy neural network
Online Access:	https://www.mdpi.com/1424-8220/24/6/1891

Similar Items

FPGA Implementation of Keyword Spotting System Using Depthwise Separable Binarized and Ternarized Neural Networks
by: Seongwoo Bae, et al.
Published: (2023-06-01)

Architecture and Application Co-Design for Beyond-FPGA Reconfigurable Acceleration Devices
by: Andrew Boutros, et al.
Published: (2022-01-01)

sEMG-Based Hand Gesture Recognition Using Binarized Neural Network
by: Soongyu Kang, et al.
Published: (2023-01-01)

High-Performance Time Server Core for FPGA System-on-Chip
by: Julian Viejo, et al.
Published: (2019-05-01)

Fpga implementations of neural networks /
by: Ormondi, Amos R., et al.
Published: (2006)

Design of an elliptic curve cryptography (ECC) processor core for implementation in FPGA-based System-On-Chip (SOC) Cryptosystem /
by: Mohamed Khalil Mohd. Hani 608642, et al.
Published: (2003)

Implementation of Binarized Neural Networks in All-Programmable System-on-Chip Platforms
by: Maoyang Xiang, et al.
Published: (2022-02-01)

FPGA based CAM architecture string matching for network intrusion detection /
by: Gan, Chong Gim, 1976-, et al.
Published: (2012)

FPGA based CAM architecture string matching for network intrusion detection [electronic resource] /
by: Gan, Chong Gim, 1976-
Published: (2012)

Design of a neural network for FPGA implementation /
by: Lim, Ee Ric, 1986-, et al.
Published: (2013)

Design of a neural network for FPGA implementation [electronic resource] /
by: Lim, Ee Ric, 1986-
Published: (2013)

Enhanced Efficiency 3D Convolution Based on Optimal FPGA Accelerator
by: Hai Wang, et al.
Published: (2017-01-01)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture
by: Xiaoying Huang, et al.
Published: (2021-11-01)

Shortest path processor using FPGA /
by: 259595 Rizal Kasyrno Ghazali
Published: (1999)

Model Parallelism Optimization for CNN FPGA Accelerator
by: Jinnan Wang, et al.
Published: (2023-02-01)

Review on FPGA-Based Accelerators in Deep Learning
by: LIU Tengda1, ZHU Junwen1, ZHANG Yiwen2+
Published: (2021-11-01)

Image recognition using capsule network on FPGA /
by: Salim Ali Abdulrraziq Adrees, 1993-, author 629584, et al.
Published: (2020)

Image recognition using capsule network on FPGA /
by: Salim Ali Abdulrraziq Adrees, 1993-, author 629584
Published: (2020)

Network processing multi-processor system-on-chip on field programmable gate array /
by: Yiew, Kah Yee, 1994-, author, et al.
Published: (2017)

Network processing multi-processor system-on-chip on field programmable gate array /
by: Yiew, Kah Yee, 1994- , author
Published: (2017)

FPGA implementation of ISDN protocol /
by: 322892 Kafiza Ahmad Kamaruzzaman
Published: (2002)

FPGA-Based Implementation of Stochastic Configuration Networks for Regression Prediction
by: Yunqi Gao, et al.
Published: (2020-07-01)

Implementation of a digital frequency synthesizer using the altera FPGA programmable chip /
by: 233263 Yvonne Fernandez, et al.
Published: (2005)

FPGA based data acquisition /
by: Loh, Shu Ting, 1993- , author, et al.
Published: (2017)

FPGA based data acquisition /
by: Loh, Shu Ting, 1993- , author
Published: (2017)

High speed data logging on FPGA /
by: Mohd. Hakim Jamdun Akirah, 1991-, et al.
Published: (2014)

FPGA based functional verification system /
by: 264154 Lee, Siaw Cheng
Published: (2006)

Preliminary FPGA implementation on adaptive modulation /
by: 366524 Mohd. Hafizsyafuddin Suhaimi, et al.
Published: (2008)

FPGA implementation of video frame grabber /
by: 362340 Ng, Bee Yee
Published: (2000)

Barcode reader in FPGA /
by: 370662 Leue, Ching Tsong
Published: (1998)

FPGA implementation of hepwn for cascaded multilevel inverter /
by: Ahmed Majed ahmed Saif, 1990-, author, et al.
Published: (2014)

FPGA based digital communication transmitter [microform] /
by: Abdul Salam Saad, et al.

FPGA based adaptive cryptography engine IPSec /
by: 560514 Shaikh Nasir Shaikh Husin, et al.
Published: (2007)

Baby CRY detection using FPGA implementation /
by: Lee, Kher Li, 1989- , author, et al.
Published: (2012)

Development of a fixed pipeline GPU on FPGA /
by: Leong, Kevin Wei Chung, 1981-, et al.
Published: (2012)

Face detection surveillance system using FPGA /
by: Tan, Hui Fen, 1988-, author, et al.
Published: (2012)

FPGA based automated hardware verification system /
by: Kee, Woei Chee , author, et al.
Published: (2009)

Advanced FPGA design : architecture, implementation, and optimization /
by: Kilts, Steve, 1978-
Published: (2007)

Investigation on FPGA placement and routing via PSO /
by: 521903 Loo, Ling Kim, et al.
Published: (2010)