Model Parallelism Optimization for CNN FPGA Accelerator

Model Parallelism Optimization for CNN FPGA Accelerator

Convolutional neural networks (CNNs) have made impressive achievements in image classification and object detection. For hardware with limited resources, it is not easy to achieve CNN inference with a large number of parameters without external storage. Model parallelism is an effective way to reduc...

Full description

Bibliographic Details
Main Authors:	Jinnan Wang, Weiqin Tong, Xiaoli Zhi
Format:	Article
Language:	English
Published:	MDPI AG 2023-02-01
Series:	Algorithms
Subjects:	convolution neural network model parallelism field programmable gate array inference accelerating
Online Access:	https://www.mdpi.com/1999-4893/16/2/110

Similar Items

FPGAN: An FPGA Accelerator for Graph Attention Networks With Software and Hardware Co-Optimization
by: Weian Yan, et al.
Published: (2020-01-01)

Enhanced Efficiency 3D Convolution Based on Optimal FPGA Accelerator
by: Hai Wang, et al.
Published: (2017-01-01)

An FPGA-Based CNN Accelerator Integrating Depthwise Separable Convolution
by: Bing Liu, et al.
Published: (2019-03-01)

Novel CNN Accelerator Design With Dual Benes Network Architecture
by: Chun Yan Lo, et al.
Published: (2023-01-01)

FPGA Implementation of Image Registration Using Accelerated CNN
by: Seda Guzel Aydin, et al.
Published: (2023-07-01)

An efficient loop tiling framework for convolutional neural network inference accelerators
by: Hongmin Huang, et al.
Published: (2022-01-01)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

Review on FPGA-Based Accelerators in Deep Learning
by: LIU Tengda1, ZHU Junwen1, ZHANG Yiwen2+
Published: (2021-11-01)

Acceleration of FPGA Based Convolutional Neural Network for Human Activity Classification Using Millimeter-Wave Radar
by: Peng Lei, et al.
Published: (2019-01-01)

A High-Performance FPGA-Based Depthwise Separable Convolution Accelerator
by: Jiye Huang, et al.
Published: (2023-03-01)

FPGA implementation of a booth parallel multiplier /
by: 455750 Choot, Teck Boon
Published: (2001)

Hybrid CNN-SVM Inference Accelerator on FPGA Using HLS
by: Bing Liu, et al.
Published: (2022-07-01)

Advanced FPGA design : architecture, implementation, and optimization /
by: Kilts, Steve, 1978-
Published: (2007)

Parallel Huffman decoder with an optimize look up table option on FPGA /
by: 323411 Zulfakar Aspar, et al.
Published: (2000)

Sparse convolutional neural network acceleration with lossless input feature map compression for resource‐constrained systems
by: Jisu Kwon, et al.
Published: (2022-01-01)

Investigation on FPGA placement via binary particle swarm optimization /
by: Cheng, Wei Phoi, 1987-, et al.
Published: (2011)

CNN Acceleration With Hardware-Efficient Dataflow for Super-Resolution
by: Sumin Lee, et al.
Published: (2020-01-01)

Preconditioned Conjugate Gradient Acceleration on FPGA-Based Platforms
by: Pavlos Malakonakis, et al.
Published: (2022-09-01)

Parallel accelerator design for convolutional neural networks based on FPGA
by: Wang Ting, et al.
Published: (2021-02-01)

Investigation on FPGA placement via binary particle swarm optimization [electronic resource] /
by: Cheng, Wei Phoi, 1987-, et al.
Published: (2011)

FPGA based data acquisition /
by: Loh, Shu Ting, 1993- , author, et al.
Published: (2017)

FPGA based data acquisition /
by: Loh, Shu Ting, 1993- , author
Published: (2017)

Bloom Filter-Based Parallel Architecture for Accelerating Equi-Join Operation on FPGA
by: Binhao He, et al.
Published: (2021-07-01)

Shortest path processor using FPGA /
by: 259595 Rizal Kasyrno Ghazali
Published: (1999)

High speed data logging on FPGA /
by: Mohd. Hakim Jamdun Akirah, 1991-, et al.
Published: (2014)

FPGA based functional verification system /
by: 264154 Lee, Siaw Cheng
Published: (2006)

Preliminary FPGA implementation on adaptive modulation /
by: 366524 Mohd. Hafizsyafuddin Suhaimi, et al.
Published: (2008)

FPGA implementation of video frame grabber /
by: 362340 Ng, Bee Yee
Published: (2000)

An Energy-Efficient Implementation of Group Pruned CNNs on FPGA
by: Wei Pang, et al.
Published: (2020-01-01)

Design of FPGA-Based LZ77 Compressor With Runtime Configurable Compression Ratio and Throughput
by: Seungdo Choi, et al.
Published: (2019-01-01)

FPGA implementation of hepwn for cascaded multilevel inverter /
by: Ahmed Majed ahmed Saif, 1990-, author, et al.
Published: (2014)

FPGA based digital communication transmitter [microform] /
by: Abdul Salam Saad, et al.

FPGA based adaptive cryptography engine IPSec /
by: 560514 Shaikh Nasir Shaikh Husin, et al.
Published: (2007)

Baby CRY detection using FPGA implementation /
by: Lee, Kher Li, 1989- , author, et al.
Published: (2012)

Development of a fixed pipeline GPU on FPGA /
by: Leong, Kevin Wei Chung, 1981-, et al.
Published: (2012)

Face detection surveillance system using FPGA /
by: Tan, Hui Fen, 1988-, author, et al.
Published: (2012)

FPGA based automated hardware verification system /
by: Kee, Woei Chee , author, et al.
Published: (2009)

Investigation on FPGA placement and routing via PSO /
by: 521903 Loo, Ling Kim, et al.
Published: (2010)

Fpga implementations of neural networks /
by: Ormondi, Amos R., et al.
Published: (2006)

FPGA control based system on eductional monochromator kit /
by: Lai, Andy Yew Chiong, 1990-, author, et al.
Published: (2013)