Asymmetric 5.5 GHz Three-Stage Voltage-Controlled Ring-Oscillator in 65 nm CMOS Technology
The current trend of increasing the complexity of hardware accelerators to improve their functionality is highlighting the problem of sharing a high-frequency clock signal for all integrated modules. As the clock itself is becoming the main limitation to the performance of accelerators, in this manu...
Main Authors: | Gabriele Ciarpi, Danilo Monda, Marco Mestice, Daniele Rossi, Sergio Saponara |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-02-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/12/3/778 |
Similar Items
-
Analysis and Comparison of Rad-Hard Ring and LC-Tank Controlled Oscillators in 65 nm for SpaceFibre Applications
by: Danilo Monda, et al.
Published: (2020-08-01) -
A 350-GHz Coupled Stack Oscillator with −0.8 dBm Output Power in 65-nm Bulk CMOS Process
by: Thanh Dat Nguyen, et al.
Published: (2020-07-01) -
Design and Study the Performance of a CMOS-Based Ring Oscillator Architecture for 5G Mobile Communication
by: Abdul Rahman, et al.
Published: (2024-02-01) -
Diagnosis of Faults Induced by Radiation and Circuit-Level Design Mitigation Techniques: Experience from VCO and High-Speed Driver CMOS ICs Case Studies
by: Danilo Monda, et al.
Published: (2021-09-01) -
Temperature and Power Supply Compensated CMOS Clock Circuit Based on Ring Oscillator
by: Cristian Stancu, et al.
Published: (2023-01-01)