Double SHA-256 Hardware Architecture With Compact Message Expander for Bitcoin Mining
In the Bitcoin network, computing double SHA-256 values consumes most of the network energy. Therefore, reducing the power consumption and increasing the processing rate for the double SHA256 algorithm is currently an important research trend. In this paper, we propose a high-data-rate low-power har...
Main Authors: | Hoai Luan Pham, Thi Hong Tran, Tri Dung Phan, Vu Trung Duong Le, Duc Khai Lam, Yasuhiko Nakashima |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9151160/ |
Similar Items
-
A High-Performance Multimem SHA-256 Accelerator for Society 5.0
by: Thi Hong Tran, et al.
Published: (2021-01-01) -
Custom ASIC Design for SHA-256 Using Open-Source Tools
by: Lucas Daudt Franck, et al.
Published: (2023-12-01) -
High-speed SHA-256 algorithm implementation(高速SHA-256算法硬件实现)
by: CHENHua-feng(陈华锋)
Published: (2009-11-01) -
Bitcoin – a way to reach consensus in a completely decentralized manner
by: Rytis Bieliauskas, et al.
Published: (2016-12-01) -
A High-Efficiency FPGA-Based Multimode SHA-2 Accelerator
by: Hoai Luan Pham, et al.
Published: (2022-01-01)