QFEC ASIP: A Flexible Quad-Mode FEC ASIP for Polar, LDPC, Turbo, and Convolutional Code Decoding
In this paper, we extend polar decoding function to our previous design, and propose a flexible quad-mode forward error correction application specific instruction-set processor (QFEC ASIP) that supports polar, low-density parity-check (LDPC), turbo, and convolutional code (CC) decoding with multipl...
Main Authors: | Wan Qiao, Dake Liu, Shaohan Liu |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2018-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8543800/ |
Similar Items
-
Dynamic configuration management of a multi-standard and multi-mode reconfigurable multi-ASIP architecture for turbo decoding
by: Vianney Lapotre, et al.
Published: (2017-05-01) -
An Efficient Design for the DVB-S2 Forward Link System Outer Layer Encoding Based on PCC Turbo Coding Across Fading Channel
by: Omar M. Salih, et al.
Published: (2024-04-01) -
Error Exponents of LDPC Codes under Low-Complexity Decoding
by: Pavel Rybin, et al.
Published: (2021-02-01) -
The decoding schemes of LDPC-codes. The efficiency ratings, advantages and further developments of LDPC-codes
by: A. G. Soltanov
Published: (2010-06-01) -
The design of structured LDPC codes with algorithmic graph construction
by: Wojciech Sułek
Published: (2022-05-01)