Efficient FPGA Binary Neural Network Architecture for Image Super-Resolution
Super-resolution systems refer to computer-based systems designed to enhance the quality of images or video by producing high-resolution renditions from low-resolution counterparts using computational algorithms and technologies. Various methods and techniques have been used in development of super-...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2024-01-01
|
| Series: | Electronics |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2079-9292/13/2/266 |
| _version_ | 1797344222782685184 |
|---|---|
| author | Yuanxin Su Kah Phooi Seng Jeremy Smith Li Minn Ang |
| author_facet | Yuanxin Su Kah Phooi Seng Jeremy Smith Li Minn Ang |
| author_sort | Yuanxin Su |
| collection | DOAJ |
| description | Super-resolution systems refer to computer-based systems designed to enhance the quality of images or video by producing high-resolution renditions from low-resolution counterparts using computational algorithms and technologies. Various methods and techniques have been used in development of super-resolution systems. The development of Convolution Neural Networks (CNNs) and the Deep Learning (DL) methods have outperformed traditional methods. However, as models become increasingly deeper with wider receptive fields, the number of parameters significantly increases. While this often results in better performance, it renders these models impractical for real-life scenarios such as smartphones or other mobile systems. Currently, most proposed methods with higher perceptual quality demand a substantial amount of time to process a single image, even on powerful hardware like NVIDIA GPUs. Such computationally expensive models are not cost-effective for real-world application scenarios. Optimization is needed to reduce the computational costs and memory requirements to enhance their suitability for less powerful hardware configurations. In this work, we propose an efficient binary neural network architecture, ResBinESPCN, designed for image super-resolution. In our design, we improved the energy efficiency of the architecture through algorithmic and hardware-level optimizations. These optimizations not only enhance computational efficiency and reduce memory consumption but also achieve effective image super-resolution in resource-constrained environments. Our experimental validation highlights the effectiveness of this network structure and includes ablation studies on models with varying data bit widths. Hardware analysis substantiates the efficiency and real-time capabilities of this model. Additionally, deploying the model on FPGA using FINN demonstrates its low hardware resource usage and low power consumption. |
| first_indexed | 2024-03-08T10:59:14Z |
| format | Article |
| id | doaj.art-7dbd3a73bf414e2eb3200ce2574f4295 |
| institution | Directory Open Access Journal |
| issn | 2079-9292 |
| language | English |
| last_indexed | 2024-03-08T10:59:14Z |
| publishDate | 2024-01-01 |
| publisher | MDPI AG |
| record_format | Article |
| series | Electronics |
| spelling | doaj.art-7dbd3a73bf414e2eb3200ce2574f42952024-01-26T16:12:24ZengMDPI AGElectronics2079-92922024-01-0113226610.3390/electronics13020266Efficient FPGA Binary Neural Network Architecture for Image Super-ResolutionYuanxin Su0Kah Phooi Seng1Jeremy Smith2Li Minn Ang3School of AI and Advanced Computing, Xi’an Jiaotong-Liverpool University, Suzhou 215000, ChinaSchool of AI and Advanced Computing, Xi’an Jiaotong-Liverpool University, Suzhou 215000, ChinaDepartment of Electrical Engineering and Electronics, University of Liverpool, Liverpool L69 3GJ, UKSchool of Science, Technology and Engineering, University of the Sunshine Coast, Petrie, QLD 4502, AustraliaSuper-resolution systems refer to computer-based systems designed to enhance the quality of images or video by producing high-resolution renditions from low-resolution counterparts using computational algorithms and technologies. Various methods and techniques have been used in development of super-resolution systems. The development of Convolution Neural Networks (CNNs) and the Deep Learning (DL) methods have outperformed traditional methods. However, as models become increasingly deeper with wider receptive fields, the number of parameters significantly increases. While this often results in better performance, it renders these models impractical for real-life scenarios such as smartphones or other mobile systems. Currently, most proposed methods with higher perceptual quality demand a substantial amount of time to process a single image, even on powerful hardware like NVIDIA GPUs. Such computationally expensive models are not cost-effective for real-world application scenarios. Optimization is needed to reduce the computational costs and memory requirements to enhance their suitability for less powerful hardware configurations. In this work, we propose an efficient binary neural network architecture, ResBinESPCN, designed for image super-resolution. In our design, we improved the energy efficiency of the architecture through algorithmic and hardware-level optimizations. These optimizations not only enhance computational efficiency and reduce memory consumption but also achieve effective image super-resolution in resource-constrained environments. Our experimental validation highlights the effectiveness of this network structure and includes ablation studies on models with varying data bit widths. Hardware analysis substantiates the efficiency and real-time capabilities of this model. Additionally, deploying the model on FPGA using FINN demonstrates its low hardware resource usage and low power consumption.https://www.mdpi.com/2079-9292/13/2/266field programmable gate array (FPGA)binary neural network (BNN)deep learninghardware architectureimage super-resolution |
| spellingShingle | Yuanxin Su Kah Phooi Seng Jeremy Smith Li Minn Ang Efficient FPGA Binary Neural Network Architecture for Image Super-Resolution Electronics field programmable gate array (FPGA) binary neural network (BNN) deep learning hardware architecture image super-resolution |
| title | Efficient FPGA Binary Neural Network Architecture for Image Super-Resolution |
| title_full | Efficient FPGA Binary Neural Network Architecture for Image Super-Resolution |
| title_fullStr | Efficient FPGA Binary Neural Network Architecture for Image Super-Resolution |
| title_full_unstemmed | Efficient FPGA Binary Neural Network Architecture for Image Super-Resolution |
| title_short | Efficient FPGA Binary Neural Network Architecture for Image Super-Resolution |
| title_sort | efficient fpga binary neural network architecture for image super resolution |
| topic | field programmable gate array (FPGA) binary neural network (BNN) deep learning hardware architecture image super-resolution |
| url | https://www.mdpi.com/2079-9292/13/2/266 |
| work_keys_str_mv | AT yuanxinsu efficientfpgabinaryneuralnetworkarchitectureforimagesuperresolution AT kahphooiseng efficientfpgabinaryneuralnetworkarchitectureforimagesuperresolution AT jeremysmith efficientfpgabinaryneuralnetworkarchitectureforimagesuperresolution AT liminnang efficientfpgabinaryneuralnetworkarchitectureforimagesuperresolution |