Automatic Configurable Hardware Code Generation for Software-Defined Radios

Automatic Configurable Hardware Code Generation for Software-Defined Radios

The development of software-defined radio (SDR) systems using field-programmable gate arrays (FPGAs) compels designers to reuse pre-existing Intellectual Property (IP) cores in order to meet time-to-market and design efficiency requirements. However, the low-level development difficulties associated...

Full description

Bibliographic Details
Main Authors:	Lekhobola Tsoeunyane, Simon Winberg, Michael Inggs
Format:	Article
Language:	English
Published:	MDPI AG 2018-10-01
Series:	Computers
Subjects:	reconfigurable computing field programmable technologies field programmable gate arrays FPGAs design automation software-defined radio domain-specific language high-level synthesis
Online Access:	http://www.mdpi.com/2073-431X/7/4/53

Similar Items

Automatic navigation of radio - controlled car using video processing (Car Control) /
by: 222641 Tan, Yee Sing, et al.
Published: (2007)

Automatic navigation of radio - controlled car using video processing (Car Control) [electronic resource] /
by: 222641 Tan, Yee Sing, et al.
Published: (2007)

Automatic navigation of radio - controlled car using video processing (Video Processing Hardware) /
by: 197604 Soon, Hui Woon, et al.
Published: (2007)

Automatic navigation of radio - controlled car using video processing (Video Processing Hardware) [electronic resource] /
by: 197604 Soon, Hui Woon, et al.
Published: (2007)

Efficient hardware implementation of a full COFDM processor with robust channel equalization and reduced power consumption
by: Alexander López Parrado, et al.
Published: (2013-10-01)

Exploring FPGA Logic Block Architecture for Reduced Configuration Memory
by: HUSSAIN, F., et al.
Published: (2022-08-01)

FPGA based automated hardware verification system /
by: Kee, Woei Chee , author, et al.
Published: (2009)

Design and implementation of FGPA-based floating point math hardware module /
by: Chen, Kean Tack, 1989- , author, et al.
Published: (2013)

Hardware implementation of coordinate rotation digital computer in field programmable gate array /
by: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-, et al.
Published: (2012)

Hardware-Accelerated Real-Time Spectrum Analyzer With a Broadband Fast Sweep Feature Based on the Cost-Effective SDR Platform
by: Przemyslaw Flak
Published: (2022-01-01)

Design and implementation of FGPA-based floating point math hardware module [electronic resource] /
by: Chen, Kean Tack, 1989- , author
Published: (2013)

Hardware implementation of coordinate rotation digital computer in field programmable gate array [electronic resource] /
by: Mohd. Ilyas Sobirin Mohd. Sazali, 1982-
Published: (2012)

A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware /
by: Koh, Chee Yan, 1982-, et al.
Published: (2012)

A microcode-based built-in self test and self-diagnosis modules for embedded memory in FPGA hardware [electronic resource] /
by: Koh, Chee Yan, 1982-
Published: (2012)

FPGA based software radio modem design /
by: 256142 Hazly Amir Abdul Hamid
Published: (2003)

A Survey on FPGA-Based Sensor Systems: Towards Intelligent and Reconfigurable Low-Power Sensors for Computer Vision, Control and Signal Processing
by: Gabriel J. García, et al.
Published: (2014-03-01)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array /
by: Jeevan Sirkunan, 1989- author, et al.
Published: (2015)

Software-Defined Radio Transceiver Design Using FPGA-Based System-on-Chip Embedded Platform With Adaptive Digital Predistortion
by: Nishant Kumar, et al.
Published: (2020-01-01)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array [electronic resource] /
by: Jeevan Sirkunan, 1989- author
Published: (2016)

Modeling of image processing algorithms for hardware-software co-simulation /
by: Ibrahim Isa, 1991-, author, et al.
Published: (2015)

Development of software interface for shortest path processor /
by: 238780 Alagendra Prakash Jayaraman
Published: (2001)

Development of software interface for shortest path processor [microfilm] /
by: Alagendra Prakash Jayaraman
Published: (2001)

Modeling of image processing algorithms for hardware-software co-simulation [electronic resource] /
by: Ibrahim Isa, 1991-, author, et al.
Published: (2015)

An Image Histogram Equalization Acceleration Method for Field-Programmable Gate Arrays Based on a Two-Dimensional Configurable Pipeline
by: Yan Wang, et al.
Published: (2024-01-01)

Designing a Custom CPU Architecture Based on Hardware RTOS and Dynamic Preemptive Scheduler
by: Ionel Zagan, et al.
Published: (2022-07-01)

RF Drone Detection System Based on a Distributed Sensor Grid With Remote Hardware-Accelerated Signal Processing
by: Przemyslaw Flak, et al.
Published: (2023-01-01)

Hardware implementation using FPGA for barcode reader /
by: Ade Syaheda Wani Marzuki, 1982-, et al.
Published: (2008)

Designing a Secure Software-Defined Radio Transceiver using the Logistic Map
by: Reem Hashim Ahmed, et al.
Published: (2021-06-01)

Hardware implementation using FPGA for barcode reader [electronic resource] /
by: Ade Syaheda Wani Marzuki, 1982-, et al.
Published: (2008)

Hardware-based genetic algorithm implementation in field programmable gate arrays /
by: Sathivellu Balakrishnan, 1985-, et al.
Published: (2012)

Designing with FPGAs and CPLDs /
by: 240588 Zeidman, Bob
Published: (2002)

Shortest path processor using FPGA /
by: 259595 Rizal Kasyrno Ghazali
Published: (1999)

Designing with FPGAs and CPLDs /
by: 378537 Jenkins, Jesse H.
Published: (1994)

Implementation of ether interface for nios processor /
by: 372855 Edwin Edward
Published: (2006)

Hardware Update through Digital TV Signals
by: Rodrigo Ribeiro de Oliveira, et al.
Published: (2021-12-01)

Programmable logic contoller (PLC) on field programmable gate array (FPGA) [electronic resource] /
by: 252342 Chow, Yau Shen, et al.
Published: (2007)

Ladder logic processor for programmable logic controllers (PLC) on fileld programmable gated array (FPGA) [electronic resource] /
by: 268967 Chua, Clarence Kim Soon, et al.
Published: (2007)

Building A 6805-compatible microcontroller using FPGA /
by: 433236 Koh, Tat Hui
Published: (2003)

Ladder logic processor for programmable logic controllers (PLC) on fileld programmable gated array (FPGA) /
by: 268967 Chua, Clarence Kim Soon, et al.
Published: (2007)

Field programmable gate array (FPGA) based programmable logic controller (PLC) /
by: 247978 Chey, Kun Mun
Published: (2006)