Experimental Platform for Studying Hardware Vulnerabilities on Mobile Robots: I2C Bus, a Case of Study.

Experimental Platform for Studying Hardware Vulnerabilities on Mobile Robots: I2C Bus, a Case of Study.

This paper presents an experimental platform for studying the effects of hardware vulnerabilities in mobile robots. The platform is designed so that the hardware, involved in the navigation process, can be monitored during the robot operation and, if desired, their behavior can be altered, allowing...

Full description

Bibliographic Details
Main Authors:	F. Gómez Bravo, J. Medina García, R. Jiménez Naharro, J.A. Gómez Galán, M. Sánchez Raya
Format:	Article
Language:	Spanish
Published:	Universitat Politecnica de Valencia 2017-04-01
Series:	Revista Iberoamericana de Automática e Informática Industrial RIAI
Subjects:	Robots móviles vulnerabilidad hardware FPGA hardware configurable
Online Access:	https://polipapers.upv.es/index.php/RIAI/article/view/9226

Similar Items

Hardware Masking, Revisited
by: Thomas De Cnudde, et al.
Published: (2018-05-01)

A hardware DC motor emulator
by: Vagner S. Rosa, et al.
Published: (2010-12-01)

A hardware DC motor emulator
by: Vagner S. Rosa, et al.
Published: (2010-12-01)

A hardware DC motor emulator
by: Vagner S. Rosa, et al.
Published: (2010-12-01)

Hardware in the Loop Platform for Testing Photovoltaic System Control
by: Víctor Samano-Ortega, et al.
Published: (2020-12-01)

A New Hardware Architecture for Fuzzy Logic System Acceleration
by: Aumalhuda Gani Abood, et al.
Published: (2016-12-01)

Dracon: An Open-Hardware Based Platform for Single-Chip Low-Cost Reconfigurable IoT Devices
by: Luis Parrilla, et al.
Published: (2022-07-01)

Automatic Hardware Implementation Tool for a Discrete Adaboost-Based Decision Algorithm
by: Matas J, et al.
Published: (2005-01-01)

Hardware-friendly compression and hardware acceleration for transformer: A survey
by: Shizhen Huang, et al.
Published: (2022-08-01)

JustSTART: How to Find an RSA Authentication Bypass on Xilinx UltraScale(+) with Fuzzing
by: Maik Ender, et al.
Published: (2024-03-01)

Design and Implementation of a New Real-Time Frequency Sensor Used as Hardware Countermeasure
by: Manuel Pedro-Carrasco, et al.
Published: (2013-09-01)

A Hardware Accelerator for the Inference of a Convolutional Neural network
by: Edwin González, et al.
Published: (2019-11-01)

A Hardware Accelerator for the Inference of a Convolutional Neural network
by: Edwin González, et al.
Published: (2019-11-01)

Hardware Accelerated Compression of LIDAR Data Using FPGA Devices
by: Franc Novak, et al.
Published: (2013-05-01)

Analysis and Hardware Architecture on FPGA of a Robust Audio Fingerprinting Method Using SSM
by: Ignacio Algredo-Badillo, et al.
Published: (2022-07-01)

Aplicación de las técnicas de hardware reconfigurable en un sistema digital de control dinámico. Aplicación práctica Parte II; Application of Programmable Hardware Techniques of Digital Control System Development. Workable Application. Second Part
by: Dennis Arce López, et al.
Published: (2011-02-01)

Aplicación de las técnicas de hardware reconfigurable en un sistema digital de control dinámico. Fundamento teórico-práctico. Parte I; Application of Programmable Hardware Techniques of Digital Control System Development. Theoretical and Workable Fundamen
by: Dennis Arce López, et al.
Published: (2011-02-01)

Towards Trust Hardware Deployment of Edge Computing: Mitigation of Hardware Trojans Based on Evolvable Hardware
by: Zeyu Li, et al.
Published: (2022-06-01)

An implementation method of missile speed compensation with FPGA on high speed moving platform
by: Hou Kaiqiang, et al.
Published: (2019-02-01)

Proposal of Takagi–Sugeno Fuzzy-PI Controller Hardware
by: Sérgio N. Silva, et al.
Published: (2020-04-01)

Dedicated hardware architecture for localizing iris in VW images
by: Vineet Kumar, et al.
Published: (2022-07-01)

Enhancing the Hardware Pipelining Optimization Technique of the SHA-3 via FPGA
by: Argyrios Sideris, et al.
Published: (2023-08-01)

A modified MixColumn-InversMixColumn in AES algorithm suitable for hardware implementation using FPGA device
by: Ragiel Hadi Prayitno, et al.
Published: (2023-12-01)

A Hardware Accelerator for The Inference of a Convolutional Neural Network
by: Edwin González, et al.
Published: (2020-01-01)

<i>i</i>DocChip: A Configurable Hardware Accelerator for an End-to-End Historical Document Image Processing
by: Menbere Kina Tekleyohannes, et al.
Published: (2021-09-01)

Introduction to Hardware Security
by: Yier Jin
Published: (2015-10-01)

Design and implementation of points position cloud calculation based on software-hardware co-design
by: He Ruibin, et al.
Published: (2019-03-01)

Improving Performance of Hardware Accelerators by Optimizing Data Movement: A Bioinformatics Case Study
by: Peter Knoben, et al.
Published: (2023-01-01)

Automatic FPGA-based Hardware Accelerator Design: A Case Study with Image Processing Applications
by: Cuong Pham-Quoc
Published: (2020-05-01)

Structured Design of Complex Hardware Microarchitectures Based on Explicit Generic Implementations of Custom Microarchitectural Mechanisms
by: Alexander Antonov
Published: (2022-03-01)

Builders' hardware
by: 8096 British Standards Institution

A High-Performance and Flexible Architecture for Accelerating SDN on the MPSoC Platform
by: Meng Sha, et al.
Published: (2022-10-01)

On the Difficulty of FSM-based Hardware Obfuscation
by: Marc Fyrbiak, et al.
Published: (2018-08-01)

Efficient Hardware Implementation of the Lightweight Block Encryption Algorithm LEA
by: Donggeon Lee, et al.
Published: (2014-01-01)

Hardware Trojan detection method based upon XGBoost model
by: Gao Hongbo, et al.
Published: (2019-04-01)

HAL-ASOS Accelerator Model: Evolutive Elasticity by Design
by: Vítor Silva, et al.
Published: (2021-08-01)

Hardware trade journal
Published: (1874)

Builders' hardware for housing
Published: (1954)

Builder's hardware for housing
by: 8096 British Standards Institution

High throughput resource efficient reconfigurable interleaver for MIMO WLAN application
by: Bijoy Kumar Upadhyaya, et al.
Published: (2021-06-01)