Design and Simulation Optimization of an Ultra-Low Specific On-Resistance LDMOS Device
The design of LDMOS (Lateral double diffused metal oxide semiconductor) devices with CFP (Contact field plate) has been of great significance in recent years, according to its advantages of low resistance and high switch efficiency. In this paper, this ultra-low <inline-formula> <tex-math n...
Main Authors: | Shaoxin Yu, Weiheng Shao, Rongsheng Chen, Rilin Zhang, Xiaoqing Liu, Yongjun Wu, Bin Zhao |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2024-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10332930/ |
Similar Items
-
Experimental validation of bulk-graphene as a thermoelectric generator
by: Muhammad Uzair Khan, et al.
Published: (2021-01-01) -
Ultra-Low Specific On-resistance Lateral Double-Diffused Metal-Oxide-Semiconductor Transistor with Enhanced Dual-Gate and Partial P-buried Layer
by: Zhuo Wang, et al.
Published: (2019-01-01) -
Analyses and Experiments of Ultralow Specific On-Resistance LDMOS With Integrated Diodes
by: Jie Wei, et al.
Published: (2021-01-01) -
CMOS Low-Dropout Voltage Regulator Design Trends: An Overview
by: Mohammad Arif Sobhan Bhuiyan, et al.
Published: (2022-01-01) -
Algorithmic Optimization of Transistors Applied to Silicon LDMOS
by: Ping-Ju Chuang, et al.
Published: (2023-01-01)