Hardware Optimizations of the X-ray Pre-Processing for Interventional Computed Tomography Using the FPGA
In computed tomography imaging, the computationally intensive tasks are the pre-processing of 2D detector data to generate total attenuation or line integral projections and the reconstruction of the 3D volume from the projections. This paper proposes the optimization of the X-ray pre-processing to...
Main Authors: | , , , , |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-06-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/12/11/5659 |
_version_ | 1827665484793774080 |
---|---|
author | Daniele Passaretti Mukesh Ghosh Shiras Abdurahman Micaela Lambru Egito Thilo Pionteck |
author_facet | Daniele Passaretti Mukesh Ghosh Shiras Abdurahman Micaela Lambru Egito Thilo Pionteck |
author_sort | Daniele Passaretti |
collection | DOAJ |
description | In computed tomography imaging, the computationally intensive tasks are the pre-processing of 2D detector data to generate total attenuation or line integral projections and the reconstruction of the 3D volume from the projections. This paper proposes the optimization of the X-ray pre-processing to compute total attenuation projections by avoiding the intermediate step to convert detector data to intensity images. In addition, to fulfill the real-time requirements, we design a configurable hardware architecture for data acquisition systems on FPGAs, with the goal to have a “on-the-fly” pre-processing of 2D projections. Finally, this architecture was configured for exploring and analyzing different arithmetic representations, such as floating-point and fixed-point data formats. This design space exploration has allowed us to find the best representation and data format that minimize execution time and hardware costs, while not affecting image quality. Furthermore, the proposed architecture was integrated in an open-interface computed tomography device, used for evaluating the image quality of the pre-processed 2D projections and the reconstructed 3D volume. By comparing the proposed solution with the state-of-the-art pre-processing algorithm that make use of intensity images, the latency was decreased 4.125×, and the resources utilization of ∼6.5×, with a mean square error in the order of <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML" display="inline"><semantics><msup><mn>10</mn><mrow><mo>−</mo><mn>15</mn></mrow></msup></semantics></math></inline-formula> for all the selected phantom experiments. Finally, by using the fixed-point representation in the different data precisions, the latency and the resource utilization were further decreased, and a mean square error in the order of <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML" display="inline"><semantics><msup><mn>10</mn><mrow><mo>−</mo><mn>1</mn></mrow></msup></semantics></math></inline-formula> was reached. |
first_indexed | 2024-03-10T01:28:48Z |
format | Article |
id | doaj.art-82d28d7db2c2406e9f40a94f36e03d97 |
institution | Directory Open Access Journal |
issn | 2076-3417 |
language | English |
last_indexed | 2024-03-10T01:28:48Z |
publishDate | 2022-06-01 |
publisher | MDPI AG |
record_format | Article |
series | Applied Sciences |
spelling | doaj.art-82d28d7db2c2406e9f40a94f36e03d972023-11-23T13:45:40ZengMDPI AGApplied Sciences2076-34172022-06-011211565910.3390/app12115659Hardware Optimizations of the X-ray Pre-Processing for Interventional Computed Tomography Using the FPGADaniele Passaretti0Mukesh Ghosh1Shiras Abdurahman2Micaela Lambru Egito3Thilo Pionteck4Institute for Information Technology and Communications, Otto von Guericke University Magdeburg, 39106 Magdeburg, GermanyInstitute for Information Technology and Communications, Otto von Guericke University Magdeburg, 39106 Magdeburg, GermanyInstitute for Information Technology and Communications, Otto von Guericke University Magdeburg, 39106 Magdeburg, GermanyInstitute for Information Technology and Communications, Otto von Guericke University Magdeburg, 39106 Magdeburg, GermanyInstitute for Information Technology and Communications, Otto von Guericke University Magdeburg, 39106 Magdeburg, GermanyIn computed tomography imaging, the computationally intensive tasks are the pre-processing of 2D detector data to generate total attenuation or line integral projections and the reconstruction of the 3D volume from the projections. This paper proposes the optimization of the X-ray pre-processing to compute total attenuation projections by avoiding the intermediate step to convert detector data to intensity images. In addition, to fulfill the real-time requirements, we design a configurable hardware architecture for data acquisition systems on FPGAs, with the goal to have a “on-the-fly” pre-processing of 2D projections. Finally, this architecture was configured for exploring and analyzing different arithmetic representations, such as floating-point and fixed-point data formats. This design space exploration has allowed us to find the best representation and data format that minimize execution time and hardware costs, while not affecting image quality. Furthermore, the proposed architecture was integrated in an open-interface computed tomography device, used for evaluating the image quality of the pre-processed 2D projections and the reconstructed 3D volume. By comparing the proposed solution with the state-of-the-art pre-processing algorithm that make use of intensity images, the latency was decreased 4.125×, and the resources utilization of ∼6.5×, with a mean square error in the order of <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML" display="inline"><semantics><msup><mn>10</mn><mrow><mo>−</mo><mn>15</mn></mrow></msup></semantics></math></inline-formula> for all the selected phantom experiments. Finally, by using the fixed-point representation in the different data precisions, the latency and the resource utilization were further decreased, and a mean square error in the order of <inline-formula><math xmlns="http://www.w3.org/1998/Math/MathML" display="inline"><semantics><msup><mn>10</mn><mrow><mo>−</mo><mn>1</mn></mrow></msup></semantics></math></inline-formula> was reached.https://www.mdpi.com/2076-3417/12/11/5659computed tomographyimage pre-processinghigh-level synthesisX-ray pre-processingpipelined architecture |
spellingShingle | Daniele Passaretti Mukesh Ghosh Shiras Abdurahman Micaela Lambru Egito Thilo Pionteck Hardware Optimizations of the X-ray Pre-Processing for Interventional Computed Tomography Using the FPGA Applied Sciences computed tomography image pre-processing high-level synthesis X-ray pre-processing pipelined architecture |
title | Hardware Optimizations of the X-ray Pre-Processing for Interventional Computed Tomography Using the FPGA |
title_full | Hardware Optimizations of the X-ray Pre-Processing for Interventional Computed Tomography Using the FPGA |
title_fullStr | Hardware Optimizations of the X-ray Pre-Processing for Interventional Computed Tomography Using the FPGA |
title_full_unstemmed | Hardware Optimizations of the X-ray Pre-Processing for Interventional Computed Tomography Using the FPGA |
title_short | Hardware Optimizations of the X-ray Pre-Processing for Interventional Computed Tomography Using the FPGA |
title_sort | hardware optimizations of the x ray pre processing for interventional computed tomography using the fpga |
topic | computed tomography image pre-processing high-level synthesis X-ray pre-processing pipelined architecture |
url | https://www.mdpi.com/2076-3417/12/11/5659 |
work_keys_str_mv | AT danielepassaretti hardwareoptimizationsofthexraypreprocessingforinterventionalcomputedtomographyusingthefpga AT mukeshghosh hardwareoptimizationsofthexraypreprocessingforinterventionalcomputedtomographyusingthefpga AT shirasabdurahman hardwareoptimizationsofthexraypreprocessingforinterventionalcomputedtomographyusingthefpga AT micaelalambruegito hardwareoptimizationsofthexraypreprocessingforinterventionalcomputedtomographyusingthefpga AT thilopionteck hardwareoptimizationsofthexraypreprocessingforinterventionalcomputedtomographyusingthefpga |