Fine-Grain Reconfigurable Logic Circuits for Adaptive and Secure Computing via Work-Function Engineered Schottky Barrier FinFETs
A comprehensive simulation study has been conducted to show fine-grain reconfigurability in CMOS circuits using work-function engineering (WFE) on Schottky barrier (SB) FinFETs for sub-10-nm gate length. The study has three subsections. First, two-transistor (2T) and 4T and-or-invert (AOI)/or-and-in...
Main Authors: | Talha F. Canan, Savas Kaya, Harsha Chenji, Avinash Karanth |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Journal on Exploratory Solid-State Computational Devices and Circuits |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9583911/ |
Similar Items
-
Design and Implementation 4-Bit Quaternary MVL Arithmetic and Logic Unit
by: Wissam Aljanabi, et al.
Published: (2018-01-01) -
ASIC Design and Implementation of 32 Bit Arithmetic and Logic Unit
by: Kannan Nithin K.V., et al.
Published: (2024-08-01) -
A low power design using FinFET based adiabatic switching principle: Application to 16-Bit arithmetic logic unit
by: Reginald H. Vanlalchaka, et al.
Published: (2023-04-01) -
Design of n-Bit Adder without Applying Binary to Quaternary Conversion
by: Walaa Khalaf, et al.
Published: (2019-03-01) -
Ternary Toward Binary: Circuit-Level Implementation of Ternary Logic Using Depletion-Mode and Conventional MOSFETs
by: Hyundong Lee, et al.
Published: (2025-01-01)