Flare: An FPGA-Based Full Precision Low Power CNN Accelerator with Reconfigurable Structure

Flare: An FPGA-Based Full Precision Low Power CNN Accelerator with Reconfigurable Structure

Convolutional neural networks (CNNs) have significantly advanced various fields; however, their computational demands and power consumption have escalated, posing challenges for deployment in low-power scenarios. To address this issue and facilitate the application of CNNs in power constrained envir...

Full description

Bibliographic Details
Main Authors:	Yuhua Xu, Jie Luo, Wei Sun
Format:	Article
Language:	English
Published:	MDPI AG 2024-03-01
Series:	Sensors
Subjects:	FPGA accelerator convolutional neural networks full precision design space exploration dynamic partial reconfiguration
Online Access:	https://www.mdpi.com/1424-8220/24/7/2239

Similar Items

Efficient Dynamic Reconfigurable CNN Accelerator for Edge Intelligence Computing on FPGA
by: Kaisheng Shi, et al.
Published: (2023-03-01)

A reconfigurable processor for mix-precision CNNs on FPGA
by: CHANG Libo, et al.
Published: (2022-04-01)

AccelSDP: A Reconfigurable Accelerator for Software Data Plane Based on FPGA SmartNIC
by: Xiaoying Huang, et al.
Published: (2021-08-01)

Design and implementation of partial dynamically reconfigurable FPGA process scheduling
by: Qian Hongwen, et al.
Published: (2023-03-01)

A Reconfigurable CNN-Based Accelerator Design for Fast and Energy-Efficient Object Detection System on Mobile FPGA
by: Victoria Heekyung Kim, et al.
Published: (2023-01-01)

FPGA Acceleration of CNNs-Based Malware Traffic Classification
by: Lin Zhang, et al.
Published: (2020-10-01)

An Integrated Approach and Tool Support for the Design of FPGA-Based Multi-Grain Reconfigurable Systems
by: Rafael Zamacola, et al.
Published: (2020-01-01)

A Dynamic Reconfigurable Architecture for Hybrid Spiking and Convolutional FPGA-Based Neural Network Designs
by: Hasan Irmak, et al.
Published: (2021-08-01)

Energy-Efficient Precision-Scaled CNN Implementation With Dynamic Partial Reconfiguration
by: Eman Youssef, et al.
Published: (2022-01-01)

Feasibility Analysis and Implementation of Adaptive Dynamic Reconfiguration of CNN Accelerators
by: Ke Han, et al.
Published: (2022-11-01)

An OpenCL-Based FPGA Accelerator for Faster R-CNN
by: Jianjing An, et al.
Published: (2022-09-01)

Hybrid CNN-SVM Inference Accelerator on FPGA Using HLS
by: Bing Liu, et al.
Published: (2022-07-01)

NovaCORE vFPGA: Virtualisation and Immediate Reconfiguration
by: PERINA, A. B., et al.
Published: (2017-12-01)

An FPGA-Based CNN Accelerator Integrating Depthwise Separable Convolution
by: Bing Liu, et al.
Published: (2019-03-01)

Dynamic Partial Reconfiguration of Concurrent Control Systems Specified by Petri Nets and Implemented in Xilinx FPGA Devices
by: Remigiusz Wisniewski
Published: (2018-01-01)

Design Space Exploration for YOLO Neural Network Accelerator
by: Hongmin Huang, et al.
Published: (2020-11-01)

BPR-TCAM—Block and Partial Reconfiguration based TCAM on Xilinx FPGAs
by: Anees Ullah, et al.
Published: (2020-02-01)

Dynamically Scalable NoC Architecture for Implementing Run-Time Reconfigurable Applications
by: Qaiser Ijaz, et al.
Published: (2023-10-01)

HAL-ASOS Accelerator Model: Evolutive Elasticity by Design
by: Vítor Silva, et al.
Published: (2021-08-01)

Mapping Processing Elements of Custom Virtual CGRAs onto Reconfigurable Partitions
by: Zbigniew Mudza, et al.
Published: (2022-04-01)

Resource-Aware Task Scheduling and Placement in Multi-FPGA System
by: Zichang Sun, et al.
Published: (2019-01-01)

FPGA-Based Convolutional Neural Network Accelerator with Resource-Optimized Approximate Multiply-Accumulate Unit
by: Mannhee Cho, et al.
Published: (2021-11-01)

Acceleration of LSTM With Structured Pruning Method on FPGA
by: Shaorun Wang, et al.
Published: (2019-01-01)

FPGA-based ML adaptive accelerator: A partial reconfiguration approach for optimized ML accelerator utilization
by: Achraf El Bouazzaoui, et al.
Published: (2024-03-01)

A Low-Cost Fully Integer-Based CNN Accelerator on FPGA for Real-Time Traffic Sign Recognition
by: Jaemyung Kim, et al.
Published: (2022-01-01)

Efficient CNN Architecture on FPGA Using High Level Module for Healthcare Devices
by: Ahmed K. Jameil, et al.
Published: (2022-01-01)

Resource Partitioning and Application Scheduling with Module Merging on Dynamically and Partially Reconfigurable FPGAs
by: Zhe Wang, et al.
Published: (2020-09-01)

Survey of FPGA based recurrent neural network accelerator
by: GAO Chen, ZHANG Fan
Published: (2019-08-01)

Transparent Control Flow Transfer between CPU and Accelerators for HPC
by: Daniel Granhão, et al.
Published: (2021-02-01)

A compression strategy to accelerate LSTM meta-learning on FPGA
by: NianYi Wang, et al.
Published: (2022-09-01)

Architecture and Application Co-Design for Beyond-FPGA Reconfigurable Acceleration Devices
by: Andrew Boutros, et al.
Published: (2022-01-01)

FPGA Implementation of Modified Reconfigurable Adaptive Gain Scheduling Controller
by: Ali Wheed, et al.
Published: (2021-07-01)

A Parameterized Parallel Design Approach to Efficient Mapping of CNNs onto FPGA
by: Ning Mao, et al.
Published: (2023-02-01)

Hardware Trojan Attacks on the Reconfigurable Interconnections of Field-Programmable Gate Array-Based Convolutional Neural Network Accelerators and a Physically Unclonable Function-Based Countermeasure Detection Technique
by: Jia Hou, et al.
Published: (2024-01-01)

Hardware Accelerated Compression of LIDAR Data Using FPGA Devices
by: Franc Novak, et al.
Published: (2013-05-01)

CNN Inference Using a Preprocessing Precision Controller and Approximate Multipliers With Various Precisions
by: Issam Hammad, et al.
Published: (2021-01-01)

An Instruction-Driven Batch-Based High-Performance Resource-Efficient LSTM Accelerator on FPGA
by: Ning Mao, et al.
Published: (2023-04-01)

An Efficient Inter-FPGA Routing Exploration Environment for Multi-FPGA Systems
by: Umer Farooq, et al.
Published: (2018-01-01)

Design of a Generic Dynamically Reconfigurable Convolutional Neural Network Accelerator with Optimal Balance
by: Haoran Tong, et al.
Published: (2024-02-01)

Convolutional Neural Networks using FPGA-based Pipelining
by: Gheni A. Ali, et al.
Published: (2023-05-01)