Dual-channel P-type ternary DNTT–graphene barristor
Abstract P-type ternary switch devices are crucial elements for the practical implementation of complementary ternary circuits. This report demonstrates a p-type ternary device showing three distinct electrical output states with controllable threshold voltage values using a dual-channel dinaphtho[2...
Main Authors: | Yongsu Lee, Seung-Mo Kim, Kiyung Kim, So-Young Kim, Ho-In Lee, Heejin Kwon, Hae-Won Lee, Chaeeun Kim, Surajit Some, Hyeon Jun Hwang, Byoung Hun Lee |
---|---|
Format: | Article |
Language: | English |
Published: |
Nature Portfolio
2022-11-01
|
Series: | Scientific Reports |
Online Access: | https://doi.org/10.1038/s41598-022-23669-w |
Similar Items
-
Demonstration of p-type stack-channel ternary logic device using scalable DNTT patterning process
by: Yongsu Lee, et al.
Published: (2023-03-01) -
Simulation of Figures of Merit for Barristor Based on Graphene/Insulator Junction
by: Jun-Ho Lee, et al.
Published: (2022-08-01) -
Pulsed I–V Analysis of Slow Domain Switching in Ferroelectric Hf0.5Zr0.5O2 Using Graphene FETs
by: Hyeon Jun Hwang, et al.
Published: (2024-01-01) -
Facile process to clean PMMA residue on graphene using KrF laser annealing
by: Hyeon Jun Hwang, et al.
Published: (2018-10-01) -
Channel Defect Profiling and Passivation for ZnO Thin-Film Transistors
by: Soo Cheol Kang, et al.
Published: (2020-06-01)