Optimal IP Current Controller Design Based on Small Signal Stability for THD Reduction of a High-Power-Density PFC Boost Converter
This paper presents an optimal design for the inner current-control loop of the continuous current conduction mode (CCM) power factor correction (PFC) stage, which can be used as the front stage of the two-stage AC/DC telecom power supply. The conventional single-phase CCM-PFC boost converter is imp...
Main Authors: | Ahmed H. Okilly, Hojin Jeong, Jeihoon Baek |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-01-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/11/2/539 |
Similar Items
-
Adaptive Charge-Compensation-Based Variable On-Time Control to Improve Input Current Distortion for CRM Boost PFC Converter
by: Xinjun Liu, et al.
Published: (2022-05-01) -
Comparison of Average Current Controlled PFC SEPIC and CUK Converter Feeding Current Controlled SRM
by: Erdal Şehirli, et al.
Published: (2022-01-01) -
Investigation of a power factor correction converter utilizing SEPIC topology with input current switching
by: Golam Sarowar, et al.
Published: (2024-06-01) -
Feasibility Analysis for Power Transformer Expectancy and Loss of Life “A practical Case Study in Egyptian Electricity Transmission Company”
by: Ibrahim Henidaq, et al.
Published: (2014-03-01) -
Low Frequency Versus High Frequency PWM in Medium Voltage, High Power, Higher Level Inverters: THD, Harmonic Filtering, and Efficiency Comparison
by: Rami F. Yehia, et al.
Published: (2024-01-01)