A 0.18-ns Response Time Digital LDO Regulator with Adaptive PI Controller in 180-nm CMOS
Digital low drop-out regulator (D-LDO) with fast settling time and superior transient response is gaining increasing attention to make up for the deficiency of analog LDO. However, as the traditional digital LDOs regulate the output voltage code at a rate of 1 bit per clock cycle, the transient resp...
Main Authors: | Shengping Lv, Peiyuan Wan, Hongda Zhang, Jiarong Geng, Jiabao Wen, Yiming Yao, Zhijie Chen |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-07-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/14/1668 |
Similar Items
-
A Self-Triggered Digitally Assisted Hybrid LDO with 110 ns Settling Time in 65 nm CMOS
by: Zhenbo Jin, et al.
Published: (2023-07-01) -
A Low Power Low Inrush Current LDO with Different Techniques for PSR and Stability Improvement
by: Hazem H. Hammam, et al.
Published: (2023-08-01) -
A 0.18 μm CMOS LDO Regulator for an On-Chip Sensor Array Impedance Measurement System
by: Jorge Pérez-Bailón, et al.
Published: (2018-05-01) -
Crossing the Finish Line
by: Jill Flees, et al.
Published: (2021-08-01) -
Bangkit: mengungkap resiliensi pada remaja drop out
by: Aura Fajar Kumalasari, et al.
Published: (2023-06-01)