Design and verification of AES cryptographic acceleration engine based on RISC-V
With the rapid development of IoT technology and the widespread deployment of IoT devices, the issue of information security has become increasingly prominent. Cryptography is the key core technology to ensure information security, but the traditional cryptographic algorithm adaptation scheme is dif...
Main Authors: | Zhang Xiaolei, Dai Zibin, Guo Pengfei, Li Yang |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2023-02-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000159662 |
Similar Items
-
Design and Implementation of Low-Power IoT RISC-V Processor with Hybrid Encryption Accelerator
by: Sen Yang, et al.
Published: (2023-10-01) -
RISC-V Instruction Set Architecture Extensions: A Survey
by: Enfang Cui, et al.
Published: (2023-01-01) -
The design of scalar AES Instruction Set Extensions for RISC-V
by: Ben Marshall, et al.
Published: (2020-12-01) -
The design of scalar AES Instruction Set Extensions for RISC-V
by: Ben Marshall, et al.
Published: (2020-12-01) -
A Universal Accelerated Coprocessor for Object Detection Based on RISC-V
by: Dongyan Wu, et al.
Published: (2023-01-01)