The Improved Division-Less MT-Type Velocity Estimation Algorithm for Low-Cost FPGAs
Advanced motion control applications require smooth and highly accurate high-bandwidth velocity feedback, which is usually provided by an incremental encoder. Furthermore, high sampling rates are also demanded in order to achieve cutting-edge system performance. Such control system performance with...
Main Author: | Aleš Hace |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-03-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/8/3/361 |
Similar Items
-
A Novel Divisionless MT-Type Velocity Estimation Algorithm for Efficient FPGA Implementation
by: Ales Hace, et al.
Published: (2018-01-01) -
Accurate FPGA-Based Velocity Measurement with an Incremental Encoder by a Fast Generalized Divisionless MT-Type Algorithm
by: Aleš Hace, et al.
Published: (2018-09-01) -
Optimal Implementations of 8b/10b Encoders and Decoders for AMD FPGAs
by: Stefan Popa, et al.
Published: (2024-03-01) -
Utilization of FPGA for Onboard Inference of Landmark Localization in CNN-Based Spacecraft Pose Estimation
by: Kiruki Cosmas, et al.
Published: (2020-11-01) -
Cost Effective Implementation of Fixed Point Adders for LUT based FPGAs using Technology Dependent Optimizations
by: Burhan Khurshid, et al.
Published: (2015-06-01)