An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset Calibration
An 11-bit 10 MS/s successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for low-power and small-area applications. A 10-bit differential capacitor–resistor (C–R) digital-to-analog converter (DAC) is used to minimize the area of a DAC. The use of a C–R DAC reduces the...
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2022-11-01
|
| Series: | Electronics |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2079-9292/11/22/3654 |
| _version_ | 1797465519044952064 |
|---|---|
| author | Hoyong Jung Eunji Youn Young-Chan Jang |
| author_facet | Hoyong Jung Eunji Youn Young-Chan Jang |
| author_sort | Hoyong Jung |
| collection | DOAJ |
| description | An 11-bit 10 MS/s successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for low-power and small-area applications. A 10-bit differential capacitor–resistor (C–R) digital-to-analog converter (DAC) is used to minimize the area of a DAC. The use of a C–R DAC reduces the capacitor area of a SAR ADC used CDAC by 75%. A capacitor calibration for the upper 5-bit capacitors of the C–R DAC is proposed to increase the linearity of the C–R DAC. To evaluate the proposed SAR ADC, an 11-bit 10 MS/s SAR ADC is implemented using a 180 nm 1-poly six-metal CMOS process with a supply of 1.8 V. The proposed SAR ADC has an effective number of bits (ENOBs) of 10.3 bits at a sampling rate of 10 MS/s for a 3.6-V<sub>PP</sub> differential sinusoidal analog input with a frequency of 4.789 MHz. The measured ENOBs is 10.45 bits when the frequency of the analog input signal is 42.39 kHz. The proposed C–R DAC calibration including comparator offset calibration improves the performances of differential nonlinearity (DNL) and integral nonlinearity (INL) from −1/+1.26 LSBs and −1.98/+1.96 LSBs to −0.97/+0.85 LSBs and −0.79/+0.83 LSBs, respectively. |
| first_indexed | 2024-03-09T18:23:35Z |
| format | Article |
| id | doaj.art-8ddd6455d0e14a4d8ee0b2d11d9a4f34 |
| institution | Directory Open Access Journal |
| issn | 2079-9292 |
| language | English |
| last_indexed | 2024-03-09T18:23:35Z |
| publishDate | 2022-11-01 |
| publisher | MDPI AG |
| record_format | Article |
| series | Electronics |
| spelling | doaj.art-8ddd6455d0e14a4d8ee0b2d11d9a4f342023-11-24T08:08:19ZengMDPI AGElectronics2079-92922022-11-011122365410.3390/electronics11223654An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset CalibrationHoyong Jung0Eunji Youn1Young-Chan Jang2Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi 39177, KoreaDDI Design Team, DB Hitek, 90, Sudo-ro, Bucheon 14519, KoreaDepartment of Electronic Engineering, Kumoh National Institute of Technology, Gumi 39177, KoreaAn 11-bit 10 MS/s successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for low-power and small-area applications. A 10-bit differential capacitor–resistor (C–R) digital-to-analog converter (DAC) is used to minimize the area of a DAC. The use of a C–R DAC reduces the capacitor area of a SAR ADC used CDAC by 75%. A capacitor calibration for the upper 5-bit capacitors of the C–R DAC is proposed to increase the linearity of the C–R DAC. To evaluate the proposed SAR ADC, an 11-bit 10 MS/s SAR ADC is implemented using a 180 nm 1-poly six-metal CMOS process with a supply of 1.8 V. The proposed SAR ADC has an effective number of bits (ENOBs) of 10.3 bits at a sampling rate of 10 MS/s for a 3.6-V<sub>PP</sub> differential sinusoidal analog input with a frequency of 4.789 MHz. The measured ENOBs is 10.45 bits when the frequency of the analog input signal is 42.39 kHz. The proposed C–R DAC calibration including comparator offset calibration improves the performances of differential nonlinearity (DNL) and integral nonlinearity (INL) from −1/+1.26 LSBs and −1.98/+1.96 LSBs to −0.97/+0.85 LSBs and −0.79/+0.83 LSBs, respectively.https://www.mdpi.com/2079-9292/11/22/3654successive approximation registeranalog-to-digital converterC–R DACcapacitor calibrationoffset calibrationcomparator |
| spellingShingle | Hoyong Jung Eunji Youn Young-Chan Jang An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset Calibration Electronics successive approximation register analog-to-digital converter C–R DAC capacitor calibration offset calibration comparator |
| title | An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset Calibration |
| title_full | An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset Calibration |
| title_fullStr | An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset Calibration |
| title_full_unstemmed | An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset Calibration |
| title_short | An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset Calibration |
| title_sort | 11 bit 10 ms s sar adc with c r dac calibration and comparator offset calibration |
| topic | successive approximation register analog-to-digital converter C–R DAC capacitor calibration offset calibration comparator |
| url | https://www.mdpi.com/2079-9292/11/22/3654 |
| work_keys_str_mv | AT hoyongjung an11bit10msssaradcwithcrdaccalibrationandcomparatoroffsetcalibration AT eunjiyoun an11bit10msssaradcwithcrdaccalibrationandcomparatoroffsetcalibration AT youngchanjang an11bit10msssaradcwithcrdaccalibrationandcomparatoroffsetcalibration AT hoyongjung 11bit10msssaradcwithcrdaccalibrationandcomparatoroffsetcalibration AT eunjiyoun 11bit10msssaradcwithcrdaccalibrationandcomparatoroffsetcalibration AT youngchanjang 11bit10msssaradcwithcrdaccalibrationandcomparatoroffsetcalibration |