An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset Calibration
An 11-bit 10 MS/s successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for low-power and small-area applications. A 10-bit differential capacitor–resistor (C–R) digital-to-analog converter (DAC) is used to minimize the area of a DAC. The use of a C–R DAC reduces the...
Main Authors: | Hoyong Jung, Eunji Youn, Young-Chan Jang |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-11-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/11/22/3654 |
Similar Items
-
A 1.15 μW 200 kS/s 10-b Monotonic SAR ADC Using Dual On-Chip Calibrations and Accuracy Enhancement Techniques
by: Jae-Hun Lee, et al.
Published: (2018-10-01) -
A 13-Bit 1-MS/s SAR ADC With Completion-Aware Background Capacitor Mismatch Calibration
by: Sunghyun Bae, et al.
Published: (2023-01-01) -
Design of Self-Calibration Comparator for 12-Bit SAR ADCs
by: Junlong Tang, et al.
Published: (2023-05-01) -
Exploiting Smallest Error to Calibrate Non-Linearity in SAR Adcs
by: Hua Fan, et al.
Published: (2018-01-01) -
A 16-Bit 1-MS/s Pseudo-Differential SAR ADC With Digital Calibration and DNL Enhancement Achieving 92 dB SNDR
by: Panpan Zhang, et al.
Published: (2019-01-01)