A Novel Analytical Model for Network-on-Chip using Semi-Markov Process
Network-on-Chip (NoC) communication architecture is proposed to resolve the bottleneck of Multi-processor communication in a single chip. In this paper, a performance analytical model using Semi-Markov Process (SMP) is presented to obtain the NoC performance. More precisely, given the related para...
Main Authors: | WANG, J., LI, Y., PENG, Q. |
---|---|
Format: | Article |
Language: | English |
Published: |
Stefan cel Mare University of Suceava
2011-02-01
|
Series: | Advances in Electrical and Computer Engineering |
Subjects: | |
Online Access: | http://dx.doi.org/10.4316/AECE.2011.01018 |
Similar Items
-
A Performance Analytical Strategy for Network-on-Chip Router with Input Buffer Architecture
by: WANG, J., et al.
Published: (2012-11-01) -
Retargetable processor system integration into multi-processor system-on-chip platforms /
by: 255733 Wieferink, Andreas, et al.
Published: (2008) -
Wireless network-on-chip: a survey
by: Shuai Wang, et al.
Published: (2014-04-01) -
Congestion aware low power on chip protocols with network on chip with cloud security
by: Suresh Ponnan, et al.
Published: (2022-09-01) -
Integrated system-level modeling of network-on-chip enabled multi-processor platforms /
by: 180839 Kogel, Tim, et al.
Published: (2006)