Design low-voltage low-power current reference in 180nm - Diseño de un espejo de corriente a baja potencia y voltaje en 180nm
This paper describes design improvement of a current reference, originally based on dual-threshold voltage current mirror stages, these stages have been modified in order to improve the temperature dependence of the current of a diode-connected transistor and the figures of merit to compare this ci...
Päätekijä: | Diego Fernando Jaramillo Calderon |
---|---|
Aineistotyyppi: | Artikkeli |
Kieli: | English |
Julkaistu: |
Universidad San Francisco de Quito USFQ
2020-01-01
|
Sarja: | ACI Avances en Ciencias e Ingenierías |
Aiheet: | |
Linkit: | https://revistas.usfq.edu.ec/index.php/avances/article/view/1429 |
Samankaltaisia teoksia
-
A 180 nm Self-biased Bandgap Reference with High PSRR Enhancement
Tekijä: Yue Shi, et al.
Julkaistu: (2020-05-01) -
A 5 V to 180 V Charge Pump for Capacitive Loads in a 180 nm SOI Process
Tekijä: Jakob K. Toft, et al.
Julkaistu: (2021-12-01) -
A low power varactor based digitally controlled oscillator design in 180 nm CMOS technology
Tekijä: Shweta Dabas, et al.
Julkaistu: (2023-10-01) -
Tunable linearity enhancement for 180nm CMOS LNA with active feedback
Tekijä: farooq khaleel, et al.
Julkaistu: (2017-05-01) -
A Low-Power Optoelectronic Receiver IC for Short-Range LiDAR Sensors in 180 nm CMOS
Tekijä: Shinhae Choi, et al.
Julkaistu: (2024-08-01)