Theoretical Upper and Lower Limits for Normalized Bandwidth of Digital Phase-Locked Loop in GNSS Receivers

Theoretical Upper and Lower Limits for Normalized Bandwidth of Digital Phase-Locked Loop in GNSS Receivers

Determining the loop noise bandwidth and the coherent integration time is essential and important for the design of a reliable digital phase-locked loop (DPLL) in global navigation satellite system (GNSS) receivers. In general, designers set such parameters approximately by utilizing the well-known...

Full description

Bibliographic Details
Main Authors:	Young-Jin Song, Thomas Pany, Jong-Hoon Won
Format:	Article
Language:	English
Published:	MDPI AG 2023-06-01
Series:	Sensors
Subjects:	coherent integration time global navigation satellite system (GNSS) receiver loop noise bandwidth normalized bandwidth phase-locked loop (PLL) signal tracking loop
Online Access:	https://www.mdpi.com/1424-8220/23/13/5887

Similar Items

Evaluation of Adaptive Loop-Bandwidth Tracking Techniques in GNSS Receivers
by: Iñigo Cortés, et al.
Published: (2021-01-01)

Table-Based Adaptive Digital Phase-Locked Loop for GNSS Receivers Operating in Moon Exploration Missions
by: Young-Jin Song, et al.
Published: (2022-12-01)

Small-Signal Modelling and Stability Assessment of Phase-Locked Loops in Weak Grids
by: Claudio Burgos-Mellado, et al.
Published: (2019-03-01)

QPSK Modulator with Continuous Phase and Fast Response Based on Phase-Locked Loop
by: L. Kirasamuthranon, et al.
Published: (2017-06-01)

Exploring the Landscape of Phase-Locked Loop Architectures: A Comprehensive Review
by: Debojyoti Dutta, et al.
Published: (2024-01-01)

GNSS Data/Pilot Combining with Extended Integrations for Carrier Tracking
by: Daniele Borio
Published: (2023-04-01)

Design and Performance Evaluation of a Dual Antenna Joint Carrier Tracking Loop
by: Wenfei Guo, et al.
Published: (2015-10-01)

Phase-locked loops : application to coherent receiver design/
by: 243895 Blanchard, Alain
Published: (1976)

Spoofing Attack Results Determination in Code Domain Using a Spoofing Process Equation
by: Beomju Shin, et al.
Published: (2019-01-01)

Comparison of the Segmentation Results of Two Carrier Tracking Loop Types and Analysis of Theoretical Influencing Factors
by: Qian Wang, et al.
Published: (2021-05-01)

Phase lock loop

Phase-locked loops
Published: (1979)

Phase-locked loops/
by: Lindsey, William C., et al.
Published: (1986)

A Three-Phase Frequency-Fixed DSOGI-PLL With Low Computational Effort
by: Benjamin Hoepfner, et al.
Published: (2023-01-01)

Phase-locked loops & their application/
by: Lindsey, William C., et al.
Published: (1978)

Leveraging Hybrid Filter for Improving Quasi-Type-1 Phase Locked Loop Targeting Fast Transient Response
by: Yunlu Li, et al.
Published: (2018-09-01)

Phase-locked loops : principles and practice /
by: 428325 Brennan, Paul V.
Published: (1996)

Phase-locked loops [compact disc] /
by: 204011 Best, Roland E.
Published: (2007)

Code Tracking Performance Analysis of GNSS Receivers with Blanking Model under Periodic Pulse Interference
by: P. Ma, et al.
Published: (2021-04-01)

Design of phase-locked loop circuits, with experiments/
by: 186418 Berlin, Howard M.
Published: (1978)

Frequency acquisition techniques for phase locked loop /
by: Talbot, Daniel (Daniel B.)
Published: (2012)

Phase-locked loops : design, simulation, and applications /
by: 204011 Best, Roland E.
Published: (2003)

Built-in self test for phase-locked loop /
by: 391738 Goh, Alvin Shing Chye, et al.
Published: (2008)

Phase-locked loops : design, simulation, and applications /
by: 204011 Best, Roland E.
Published: (2007)

Phase-locked loops : theory, design, and applications/
by: 204011 Best, Roland E.
Published: (1984)

Enhancing GNSS receiver performance with software-defined vector carrier tracking for rocket launching
by: M.A. Gómez, et al.
Published: (2023-09-01)

A Study of Out-of-Band Emission in Digital Transmitters Due to PLL Phase Noise, Circuit Non-Linearity, and Bandwidth Limitation
by: Mohammad Oveisi, et al.
Published: (2023-01-01)

Variable-Length Transfer Delay-Based Synchronization Approach for Improved Dynamic Performance in Single-Phase Inverters
by: Evangelos E. Pompodakis, et al.
Published: (2024-01-01)

Low Power Clock Generator Design With CMOS Signaling
by: Yongping Fan, et al.
Published: (2021-01-01)

Design of 25MHz digital phase locked loop /
by: 171108 Ng, Sze Keat
Published: (2005)

Desain Antena Helix dan Loop Pada Frekuensi 2,4 GHz dan 430 MHz Untuk Perangkat Ground Station Satelit Nano
by: Muhammad Hasan Mahmudy, et al.
Published: (2012-09-01)

Ring-VCO-based phase-locked loops for clock generation – design considerations and state-of-the-art
by: Shiheng Yang, et al.
Published: (2023-06-01)

VLSI implementation of analog phase detector in phase-locked loop /
by: 352558 Nooraini Naim
Published: (2006)

Industrial electronics experiments : phase locked loop - some applications /
by: 352629 Muhamad Irwan Abdol Ghani
Published: (2006)

Built-in self test for phase-locked loop [electronic resource] /
by: 391738 Goh, Alvin Shing Chye, et al.
Published: (2008)

A Novel Repetitive Control Enhanced Phase-Locked Loop for Synchronization of Three-Phase Grid-Connected Converters
by: Filip Filipović, et al.
Published: (2019-12-01)

Comparison of Optical Self-Phase Locked Loop Techniques for Frequency Stabilization of Oscillators
by: Li Zhang, et al.
Published: (2014-01-01)

A power‐saving control voltage‐retention circuit for fast‐locking phase‐locked loops with sleep mode
by: Min‐Ji Kim, et al.
Published: (2024-12-01)

Design methodology for RF CMOS phase locked loops /
by: 414475 Quemada, Carlos, et al.
Published: (2009)

Development of Phase Lock Loop System for Synchronisation of a Hybrid System with the Grid
by: A. S. Abubakar, et al.
Published: (2017-03-01)