Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA
The security of Internet of Things (IoTs) devices in recent years has created interest in developing implementations of lightweight cryptographic algorithms for such systems. Additionally, open-source hardware and field-programable gate arrays (FPGAs) are gaining traction via newly developed tools,...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2023-05-01
|
| Series: | Future Internet |
| Subjects: | |
| Online Access: | https://www.mdpi.com/1999-5903/15/5/186 |
| _version_ | 1797600035833118720 |
|---|---|
| author | Khai-Minh Ma Duc-Hung Le Cong-Kha Pham Trong-Thuc Hoang |
| author_facet | Khai-Minh Ma Duc-Hung Le Cong-Kha Pham Trong-Thuc Hoang |
| author_sort | Khai-Minh Ma |
| collection | DOAJ |
| description | The security of Internet of Things (IoTs) devices in recent years has created interest in developing implementations of lightweight cryptographic algorithms for such systems. Additionally, open-source hardware and field-programable gate arrays (FPGAs) are gaining traction via newly developed tools, frameworks, and HDLs. This enables new methods of creating hardware and systems faster, more simply, and more efficiently. In this paper, the implementation of a system-on-chip (SoC) based on a 32-bit RISC-V processor with lightweight cryptographic accelerator cores in FPGA and an open-source integrating framework is presented. The system consists of a 32-bit VexRiscv processor, written in SpinalHDL, and lightweight cryptographic accelerator cores for the PRINCE block cipher, the PRESENT-80 block cipher, the ChaCha stream cipher, and the SHA3-512 hash function, written in Verilog HDL and optimized for low latency with fewer clock cycles. The primary aim of this work was to develop a customized SoC platform with a register-controlled bus suitable for integrating lightweight cryptographic cores to become compact embedded systems that require encryption functionalities. Additionally, custom firmware was developed to verify the functionality of the SoC with all integrated accelerator cores, and to evaluate the speed of cryptographic processing. The proposed system was successfully implemented in a Xilinx Nexys4 DDR FPGA development board. The resources of the system in the FPGA were low with 11,830 LUTs and 9552 FFs. The proposed system can be applicable to enhancing the security of Internet of Things systems. |
| first_indexed | 2024-03-11T03:42:46Z |
| format | Article |
| id | doaj.art-91db323be2b048ddbc411b3364fa71e7 |
| institution | Directory Open Access Journal |
| issn | 1999-5903 |
| language | English |
| last_indexed | 2024-03-11T03:42:46Z |
| publishDate | 2023-05-01 |
| publisher | MDPI AG |
| record_format | Article |
| series | Future Internet |
| spelling | doaj.art-91db323be2b048ddbc411b3364fa71e72023-11-18T01:27:17ZengMDPI AGFuture Internet1999-59032023-05-0115518610.3390/fi15050186Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGAKhai-Minh Ma0Duc-Hung Le1Cong-Kha Pham2Trong-Thuc Hoang3Faculty of Electronics and Telecommunications, The University of Science, Vietnam National University Ho Chi Minh City, Ho Chi Minh City 700000, VietnamFaculty of Electronics and Telecommunications, The University of Science, Vietnam National University Ho Chi Minh City, Ho Chi Minh City 700000, VietnamDepartment of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, JapanDepartment of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo 182-8585, JapanThe security of Internet of Things (IoTs) devices in recent years has created interest in developing implementations of lightweight cryptographic algorithms for such systems. Additionally, open-source hardware and field-programable gate arrays (FPGAs) are gaining traction via newly developed tools, frameworks, and HDLs. This enables new methods of creating hardware and systems faster, more simply, and more efficiently. In this paper, the implementation of a system-on-chip (SoC) based on a 32-bit RISC-V processor with lightweight cryptographic accelerator cores in FPGA and an open-source integrating framework is presented. The system consists of a 32-bit VexRiscv processor, written in SpinalHDL, and lightweight cryptographic accelerator cores for the PRINCE block cipher, the PRESENT-80 block cipher, the ChaCha stream cipher, and the SHA3-512 hash function, written in Verilog HDL and optimized for low latency with fewer clock cycles. The primary aim of this work was to develop a customized SoC platform with a register-controlled bus suitable for integrating lightweight cryptographic cores to become compact embedded systems that require encryption functionalities. Additionally, custom firmware was developed to verify the functionality of the SoC with all integrated accelerator cores, and to evaluate the speed of cryptographic processing. The proposed system was successfully implemented in a Xilinx Nexys4 DDR FPGA development board. The resources of the system in the FPGA were low with 11,830 LUTs and 9552 FFs. The proposed system can be applicable to enhancing the security of Internet of Things systems.https://www.mdpi.com/1999-5903/15/5/186system-on-chipFPGARISC-VVexRiscvlightweight cryptography |
| spellingShingle | Khai-Minh Ma Duc-Hung Le Cong-Kha Pham Trong-Thuc Hoang Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA Future Internet system-on-chip FPGA RISC-V VexRiscv lightweight cryptography |
| title | Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA |
| title_full | Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA |
| title_fullStr | Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA |
| title_full_unstemmed | Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA |
| title_short | Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA |
| title_sort | design of an soc based on 32 bit risc v processor with low latency lightweight cryptographic cores in fpga |
| topic | system-on-chip FPGA RISC-V VexRiscv lightweight cryptography |
| url | https://www.mdpi.com/1999-5903/15/5/186 |
| work_keys_str_mv | AT khaiminhma designofansocbasedon32bitriscvprocessorwithlowlatencylightweightcryptographiccoresinfpga AT duchungle designofansocbasedon32bitriscvprocessorwithlowlatencylightweightcryptographiccoresinfpga AT congkhapham designofansocbasedon32bitriscvprocessorwithlowlatencylightweightcryptographiccoresinfpga AT trongthuchoang designofansocbasedon32bitriscvprocessorwithlowlatencylightweightcryptographiccoresinfpga |