Implementation of Reed-Solomon Encoder/Decoder Using Field Programmable Gate Array
In this paper, (15, 11) and (255, 239) Reed-Solomon codes have been designed and Implemented using ALTERA Field Programmable Gate Array (FPGA) device. The design is carried out by writing VHDL modules for different encoder and decoder components. The waveforms are tested using the package MODEL-SIM...
Main Author: | Hikmat N. Abdullah |
---|---|
Format: | Article |
Language: | Arabic |
Published: |
Mustansiriyah University/College of Engineering
2006-09-01
|
Series: | Journal of Engineering and Sustainable Development |
Subjects: | |
Online Access: | https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/1792 |
Similar Items
-
VLSI implementation of Reed Solomon encoder and decoder chip
by: Lau, Luh Chyuan.
Published: (2008) -
Software Optimization for Fast Encoding and Decoding of Reed-Solomon Codes
by: S. Skorokhod, et al.
Published: (2022-12-01) -
Development of reed-solomon code encoder and decoder for satellite data communications
by: Gunawan, Erry., et al.
Published: (2008) -
Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs
by: A. Flocke, et al.
Published: (2005-01-01) -
Reed Solomon encoder & decoder, 16 Quadrature amplitude modulation (QAM) on of DM transceiver /
by: Calub Tan, 1989-, et al.
Published: (2011)