Accelerating Deep Neural Networks by Combining Block-Circulant Matrices and Low-Precision Weights

Accelerating Deep Neural Networks by Combining Block-Circulant Matrices and Low-Precision Weights

As a key ingredient of deep neural networks (DNNs), fully-connected (FC) layers are widely used in various artificial intelligence applications. However, there are many parameters in FC layers, so the efficient process of FC layers is restricted by memory bandwidth. In this paper, we propose a compr...

Full description

Bibliographic Details
Main Authors:	Zidi Qin, Di Zhu, Xingwei Zhu, Xuan Chen, Yinghuan Shi, Yang Gao, Zhonghai Lu, Qinghong Shen, Li Li, Hongbing Pan
Format:	Article
Language:	English
Published:	MDPI AG 2019-01-01
Series:	Electronics
Subjects:	hardware acceleration deep neural networks (DNNs) fully-connected layers network compression VLSI
Online Access:	http://www.mdpi.com/2079-9292/8/1/78

Similar Items

Power-Efficient Deep Neural Network Accelerator Minimizing Global Buffer Access without Data Transfer between Neighboring Multiplier—Accumulator Units
by: Jeonghyeok Lee, et al.
Published: (2022-06-01)

Learning Ratio Mask with Cascaded Deep Neural Networks for Echo Cancellation in Laser Monitoring Signals
by: Haitao Lang, et al.
Published: (2020-05-01)

A Novel Automate Python Edge-to-Edge: From Automated Generation on Cloud to User Application Deployment on Edge of Deep Neural Networks for Low Power IoT Systems FPGA-Based Acceleration
by: Tarek Belabed, et al.
Published: (2021-09-01)

A Survey of Network-Based Hardware Accelerators
by: Iouliia Skliarova
Published: (2022-03-01)

A High-Performance and Flexible Architecture for Accelerating SDN on the MPSoC Platform
by: Meng Sha, et al.
Published: (2022-10-01)

Visualizing Transform Relations of Multilayers in Deep Neural Networks for ISAR Target Recognition
by: Jiaming Liu, et al.
Published: (2022-01-01)

A 181 GOPS AKAZE Accelerator Employing Discrete-Time Cellular Neural Networks for Real-Time Feature Extraction
by: Guangli Jiang, et al.
Published: (2015-09-01)

Design of a Low-area Digit Recognition Accelerator Using MNIST Database
by: Joonyub Kwon, et al.
Published: (2022-03-01)

BASALISC: Programmable Hardware Accelerator for BGV Fully Homomorphic Encryption
by: Robin Geelen, et al.
Published: (2023-08-01)

Differentiable Neural Architecture, Mixed Precision and Accelerator Co-Search
by: Krishna Teja Chitty-Venkata, et al.
Published: (2023-01-01)

Efficient Layer-Wise <i>N</i>:<i>M</i> Sparse CNN Accelerator with Flexible SPEC: Sparse Processing Element Clusters
by: Xiaoru Xie, et al.
Published: (2023-02-01)

An Updated Survey of Efficient Hardware Architectures for Accelerating Deep Convolutional Neural Networks
by: Maurizio Capra, et al.
Published: (2020-07-01)

CoFHE: Software and hardware Co-design for FHE-based machine learning as a service
by: Mengxin Zheng, et al.
Published: (2023-01-01)

Speaker Identification Model Based on Deep Neural Networks
by: Saadaldeen ahmed, et al.
Published: (2022-01-01)

Design of a Convolutional Neural Network Accelerator Based on On-Chip Data Reordering
by: Yang Liu, et al.
Published: (2024-03-01)

Quantum correction hardware accelerator design on FPGA
by: Soh, Siang Yang
Published: (2024)

Heterogeneous Reconfigurable Accelerator for Homomorphic Evaluation on Encrypted Data
by: Wenqing Song, et al.
Published: (2024-01-01)

An OpenCL-Based FPGA Accelerator for Faster R-CNN
by: Jianjing An, et al.
Published: (2022-09-01)

Novel CNN Accelerator Design With Dual Benes Network Architecture
by: Chun Yan Lo, et al.
Published: (2023-01-01)

Puppis: Hardware Accelerator of Single-Shot Multibox Detectors for Edge-Based Applications
by: Vladimir Vrbaski, et al.
Published: (2023-11-01)

Natural gradient algorithms for training deep neural networks
by: Puiu, CO
Published: (2023)

ARGAN: Adversarially Robust Generative Adversarial Networks for Deep Neural Networks Against Adversarial Examples
by: Seok-Hwan Choi, et al.
Published: (2022-01-01)

A Robust Countermeasures for Poisoning Attacks on Deep Neural Networks of Computer Interaction Systems
by: I-Hsien Liu, et al.
Published: (2022-08-01)

A Variation-Aware Design Methodology for Distributed Arithmetic
by: Yue Lu, et al.
Published: (2019-01-01)

Practical solutions in fully homomorphic encryption: a survey analyzing existing acceleration methods
by: Yanwei Gong, et al.
Published: (2024-03-01)

<i>Nebula</i>: A Scalable and Flexible Accelerator for DNN Multi-Branch Blocks on Embedded Systems
by: Dawei Yang, et al.
Published: (2022-02-01)

A novel self‐timing CMOS first‐edge take‐all circuit for on‐chip communication systems
by: Saleh Abdelhafeez, et al.
Published: (2023-07-01)

A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps
by: Ling Zhang, et al.
Published: (2021-09-01)

Leveraging Ferroelectric Stochasticity and In-Memory Computing for DNN IP Obfuscation
by: Likhitha Mankali, et al.
Published: (2022-01-01)

Fault-Tolerant Hardware Acceleration for High-Performance Edge-Computing Nodes
by: Marcello Barbirotta, et al.
Published: (2023-08-01)

Functional Gait Assessment Using Manual, Semi-Automated and Deep Learning Approaches Following Standardized Models of Peripheral Nerve Injury in Mice
by: Daniel Umansky, et al.
Published: (2022-09-01)

Context awareness based Sketch-DeepNet architecture for hand-drawn sketches classification and recognition in AIoT
by: Safdar Ali, et al.
Published: (2023-04-01)

Exploiting deep learning accelerators for neuromorphic workloads
by: Pao-Sheng Vincent Sun, et al.
Published: (2024-01-01)

Instance-Agnostic and Practical Clean Label Backdoor Attack Method for Deep Learning Based Face Recognition Models
by: Tae-Hoon Kim, et al.
Published: (2023-01-01)

Speech Enhancement Based on Fusion of Both Magnitude/Phase-Aware Features and Targets
by: Haitao Lang, et al.
Published: (2020-07-01)

Clustering Approach for Detecting Multiple Types of Adversarial Examples
by: Seok-Hwan Choi, et al.
Published: (2022-05-01)

VHDL Implementation of Hybrid Block Cipher Method (SRC)
by: Ashwaq T. Hishem, et al.
Published: (2010-02-01)

EFA-Trans: An Efficient and Flexible Acceleration Architecture for Transformers
by: Xin Yang, et al.
Published: (2022-10-01)

Design and Implementation of a New Real-Time Frequency Sensor Used as Hardware Countermeasure
by: Manuel Pedro-Carrasco, et al.
Published: (2013-09-01)

HAL-ASOS Accelerator Model: Evolutive Elasticity by Design
by: Vítor Silva, et al.
Published: (2021-08-01)