A novel buffering fault‐tolerance approach for network on chip (NoC)
Abstract Network‐on‐Chip (NoC) is a key component in chip multiprocessors (CMPs) as it supports communication between many cores. NoC is a network‐based communication subsystem on an integrated circuit, most typically between modules in a system on a chip (SoC). Designing a reliable NoC against fail...
Main Authors: | Nima Jafarzadeh, Ahmad Jalili, Jafar A. Alzubi, Khosro Rezaee, Yang Liu, Mehdi Gheisari, Bahram Sadeghi Bigham, Amir Javadpour |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi-IET
2023-07-01
|
Series: | IET Circuits, Devices and Systems |
Subjects: | |
Online Access: | https://doi.org/10.1049/cds2.12127 |
Similar Items
-
Network-on-chip (NOC) wormhole router design /
by: Kuan, Wai Chong, 1985-, et al.
Published: (2009) -
Savior: A Reliable Fault Resilient Router Architecture for Network-on-Chip
by: Ayaz Hussain, et al.
Published: (2020-10-01) -
Network-on-chip (NOC) wormhole router design [electronic resource] /
by: Kuan, Wai Chong, 1985-
Published: (2009) -
Developing a Fault-Tolerant Demand-Based Structure for 3D Wireless Networks on Chip Architecture
by: Mahla Mahmoudzadeh, et al.
Published: (2023-06-01) -
Intra- and Inter-Chip Transmission of Millimeter-Wave Interconnects in NoC-Based Multi-Chip Systems
by: Rounak Singh Narde, et al.
Published: (2019-01-01)