FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture
This paper introduces an approach that capitalizes on the retimed delay concept to enhance adaptive filters' operational efficiency. In particular, it introduces an adaptive filter configuration with minimal critical path delay. The adaptive filters, namely Least Mean Square (LMS), Recursive Le...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Unviversity of Technology- Iraq
2024-02-01
|
| Series: | Engineering and Technology Journal |
| Subjects: | |
| Online Access: | https://etj.uotechnology.edu.iq/article_181304_5f90ba02017ceb0488d6e0bdb93bb35a.pdf |
| _version_ | 1827331533039468544 |
|---|---|
| author | Harith Thannoon Ivan Hashim |
| author_facet | Harith Thannoon Ivan Hashim |
| author_sort | Harith Thannoon |
| collection | DOAJ |
| description | This paper introduces an approach that capitalizes on the retimed delay concept to enhance adaptive filters' operational efficiency. In particular, it introduces an adaptive filter configuration with minimal critical path delay. The adaptive filters, namely Least Mean Square (LMS), Recursive Least Square (RLS), and Affine Projection (AP) have been meticulously designed through the utilization of the Xilinx System Generator (XSG). The approach is based on a systolic architecture, which aims to reduce the critical path delay by minimizing the number of processing elements, including adders and multipliers, in each iterative process. Notably, the critical path of the proposed filters has been successfully reduced to a single multiplier. Moreover, the non-restoring division algorithm has been employed to execute division operations within the FPGA for the purposes of weight updates in the equations of RLS and AP filters. The performance of the proposed filters was evaluated using many filter design metrics, including SNR, power consumption, steady-state MSE, convergence speed, and complexity. The improvement in SNR was 4.3%, 8.2%, and 10% for RDLMS, RDRLS, and RDAP filters, respectively. The power consumption was reduced by about 40.5%, 28.6%, and 5.9% for RDLMS, RDRLS, and RDAP filters. Moreover, the results show significant improvement in the convergence speed. The proposed filters can efficiently remove PLI noise from ECG signals with high speed and low power consumption at the cost increase in complexity, but they are still implementable on the FPGA platform. The proposed filters were implemented using the Spartan-6 xc6slx16-2csg324 FPGA. |
| first_indexed | 2024-03-07T16:37:37Z |
| format | Article |
| id | doaj.art-96d8298fd7bc4ea6851fe32d24701d78 |
| institution | Directory Open Access Journal |
| issn | 1681-6900 2412-0758 |
| language | English |
| last_indexed | 2024-03-07T16:37:37Z |
| publishDate | 2024-02-01 |
| publisher | Unviversity of Technology- Iraq |
| record_format | Article |
| series | Engineering and Technology Journal |
| spelling | doaj.art-96d8298fd7bc4ea6851fe32d24701d782024-03-03T09:37:00ZengUnviversity of Technology- IraqEngineering and Technology Journal1681-69002412-07582024-02-0142226127510.30684/etj.2023.142877.1548181304FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic ArchitectureHarith Thannoon0Ivan Hashim1Electrical Engineering Dept., University of Technology-Iraq, Alsina’a street, 10066 Baghdad, Iraq.Electrical Engineering Dept., University of Technology-Iraq, Alsina’a street, 10066 Baghdad, Iraq.This paper introduces an approach that capitalizes on the retimed delay concept to enhance adaptive filters' operational efficiency. In particular, it introduces an adaptive filter configuration with minimal critical path delay. The adaptive filters, namely Least Mean Square (LMS), Recursive Least Square (RLS), and Affine Projection (AP) have been meticulously designed through the utilization of the Xilinx System Generator (XSG). The approach is based on a systolic architecture, which aims to reduce the critical path delay by minimizing the number of processing elements, including adders and multipliers, in each iterative process. Notably, the critical path of the proposed filters has been successfully reduced to a single multiplier. Moreover, the non-restoring division algorithm has been employed to execute division operations within the FPGA for the purposes of weight updates in the equations of RLS and AP filters. The performance of the proposed filters was evaluated using many filter design metrics, including SNR, power consumption, steady-state MSE, convergence speed, and complexity. The improvement in SNR was 4.3%, 8.2%, and 10% for RDLMS, RDRLS, and RDAP filters, respectively. The power consumption was reduced by about 40.5%, 28.6%, and 5.9% for RDLMS, RDRLS, and RDAP filters. Moreover, the results show significant improvement in the convergence speed. The proposed filters can efficiently remove PLI noise from ECG signals with high speed and low power consumption at the cost increase in complexity, but they are still implementable on the FPGA platform. The proposed filters were implemented using the Spartan-6 xc6slx16-2csg324 FPGA.https://etj.uotechnology.edu.iq/article_181304_5f90ba02017ceb0488d6e0bdb93bb35a.pdfadaptive filter systolic fpga nonrestoring lms |
| spellingShingle | Harith Thannoon Ivan Hashim FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture Engineering and Technology Journal adaptive filter systolic fpga non restoring lms |
| title | FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture |
| title_full | FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture |
| title_fullStr | FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture |
| title_full_unstemmed | FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture |
| title_short | FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture |
| title_sort | fpga implementation of efficient adaptive filter incorporating systolic architecture |
| topic | adaptive filter systolic fpga non restoring lms |
| url | https://etj.uotechnology.edu.iq/article_181304_5f90ba02017ceb0488d6e0bdb93bb35a.pdf |
| work_keys_str_mv | AT hariththannoon fpgaimplementationofefficientadaptivefilterincorporatingsystolicarchitecture AT ivanhashim fpgaimplementationofefficientadaptivefilterincorporatingsystolicarchitecture |