Design of small and high efficiency anti radiation seeker receiving scheme
In the design of receiving circuit of anti radiation seeker, aiming at the heavy amount of data processing in the back end signal and the complicated connection between analog front end and digital back end, a receiver scheme of seeker based on digital down conversion(DDC) module and JESD204B high s...
Main Authors: | Cao Jingsheng, Wang Hongliang |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2018-02-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000077131 |
Similar Items
-
Design and implementation of high speed serial interface controller circuit for 3 GS/s 12 bit ADCs
by: Jiang Lin, et al.
Published: (2018-08-01) -
The design and debug of timing-clock for JESD204B Subclass1 mode
by: Lv Zhipeng, et al.
Published: (2018-04-01) -
Research on 1 GS/s,16-bit data acquisition system based on JESD204B
by: Li Haitao, et al.
Published: (2021-04-01) -
Sensitive amplifier design for high speed interface JESD204B
by: Cao Yuan, et al.
Published: (2019-05-01) -
Channel scintillations of array global navigation satellite system receiver under distributed intermittent interferences
by: Jie Wang, et al.
Published: (2023-02-01)