Implementation of a Fully-Parallel Turbo Decoder on a General-Purpose Graphics Processing Unit
Turbo codes comprising a parallel concatenation of upper and lower convolutional codes are widely employed in the state-of-the-art wireless communication standards, since they facilitate transmission throughputs that closely approach the channel capacity. However, this necessitates high processing t...
Main Authors: | An Li, Robert G. Maunder, Bashir M. Al-Hashimi, Lajos Hanzo |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2016-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/7501831/ |
Similar Items
-
VLSI Implementation of Fully Parallel LTE Turbo Decoders
by: An Li, et al.
Published: (2016-01-01) -
1.5 Gbit/s FPGA Implementation of a Fully-Parallel Turbo Decoder Designed for Mission-Critical Machine-Type Communication Applications
by: An Li, et al.
Published: (2016-01-01) -
Extrinsic Information Transfer Charts for Characterizing the Iterative Decoding Convergence of Fully Parallel Turbo Decoders
by: Hoang Anh Ngo, et al.
Published: (2015-01-01) -
A Parallelized Implementation of Turbo Decoding Based on Network on Chip Multi-core Processor
by: Chaolong ZHANG, et al.
Published: (2014-03-01) -
High throughput implementation of an adaptive serial concatenation turbo decoder
by: Maurizio Martina, et al.
Published: (2006-09-01)