Area and delay efficient RNS-based FIR filter design using fast multipliers
In today's digital age, speed, and area are the primary design concerns. Increasing the rate at which multiplication and addition are performed has always been a need for developing cutting-edge technologies. Wallace multipliers, and Dadda multipliers, are one of the fastest multipliers used in...
Main Authors: | M. Balaji, N. Padmaja |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2024-02-01
|
Series: | Measurement: Sensors |
Online Access: | http://www.sciencedirect.com/science/article/pii/S2665917423003501 |
Similar Items
-
A Fast Lock-In Time, Capacitive FIR-Filter-Based Clock Multiplier with Input Clock Jitter Reduction
by: Zhaoquan Zeng, et al.
Published: (2023-03-01) -
Digital fir filters without tears : designing and implementing non-recursive filters for DSP new low-power multipliers and multiplier/accumulators speed filter design /
by: 440124 Windsor, Bill, et al. -
FIR digital filter design based on an improved LUT multiplier(基于改进的LUT乘法器的FIR滤波器设计)
by: ZHOULianfang(周连方), et al.
Published: (2014-11-01) -
Fast analytical design of maximally flat notch fir filters
by: Pavel Zahradnik, et al.
Published: (2004-12-01) -
Design and implementation of an efficient FIR digital filter
by: Sumbal Zahoor, et al.
Published: (2017-01-01)