Digital in-memory stochastic computing architecture for vector-matrix multiplication
The applications of the Artificial Intelligence are currently dominating the technology landscape. Meanwhile, the conventional Von Neumann architectures are struggling with the data-movement bottleneck to meet the ever-increasing performance demands of these data-centric applications. Moreover, The...
Main Authors: | Shady Agwa, Themis Prodromakis |
---|---|
Format: | Article |
Language: | English |
Published: |
Frontiers Media S.A.
2023-07-01
|
Series: | Frontiers in Nanotechnology |
Subjects: | |
Online Access: | https://www.frontiersin.org/articles/10.3389/fnano.2023.1147396/full |
Similar Items
-
A Survey of Universal Quantum von Neumann Architecture
by: Yuan-Ting Liu, et al.
Published: (2023-08-01) -
The Memorism Processor: Towards a Memory-Based Artificially Intelligence Complementing the von Neumann Architecture
by: Katsumi Inoue, et al.
Published: (2017-11-01) -
An energy-efficient 10T SRAM in-memory computing macro for artificial intelligence edge processor
by: Anil Kumar Rajput, et al.
Published: (2023-10-01) -
An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor
by: Hasan Erdem Yantir, et al.
Published: (2019-07-01) -
Optimization of Multi-Level Operation in RRAM Arrays for In-Memory Computing
by: Eduardo Pérez, et al.
Published: (2021-05-01)