A performance-centric ML-based multi-application mapping technique for regular Network-on-Chip
This research article discusses the challenges faced by the Network-on-Chip (NoC) architecture due to increased integration density and proposes a novel fault-tolerant multi-application mapping approach called ”FANC.” The approach is based on Machine Learning (ML) and can provide solutions for unsee...
Main Authors: | Jitesh Choudhary, Chitrapu Sai Sudarsan, Soumya J. |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2023-07-01
|
Series: | Memories - Materials, Devices, Circuits and Systems |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S2773064623000361 |
Similar Items
-
A Multi-Phase Based Multi-Application Mapping Approach for Many-Core Networks-on-Chip
by: Fen Ge, et al.
Published: (2021-05-01) -
A Survey on Dynamic Application Mapping Approaches for Real-Time Network-on-Chip-Based Platforms
by: Sharoon Saleem, et al.
Published: (2023-01-01) -
Flexible Spare Core Placement in Torus Topology Based NoCs and Its Validation on an FPGA
by: P. Veda Bhanu, et al.
Published: (2021-01-01) -
Performance Evaluation of Application Mapping Approaches for Network-on-Chip Designs
by: Waqar Amin, et al.
Published: (2020-01-01) -
A novel buffering fault‐tolerance approach for network on chip (NoC)
by: Nima Jafarzadeh, et al.
Published: (2023-07-01)