Proposal New Cache Coherence Protocol to Optimize CPU Time through Simulation Caches
The cache coherence is the most important issue that rapidly affected the performance of a multicore processor as a result of increasing the number of cores on chip multiprocessors and the shared memory program that will be run on these processors. "Snoopy protocols" and "directory ba...
Main Authors: | Luma Fayeq Jalil, Maha Abdulkareem .H. Al-Rawi, Abeer Diaa Al-Nakshabandi |
---|---|
Format: | Article |
Language: | English |
Published: |
Unviversity of Technology- Iraq
2016-06-01
|
Series: | Engineering and Technology Journal |
Subjects: | |
Online Access: | https://etj.uotechnology.edu.iq/article_126845_a78dcbdf3dadb252eba5b7089ad3e226.pdf |
Similar Items
-
Cache Coherence Protocol Design and Simulation Using IES (Invalid Exclusive read/write Shared) State
by: Baghdad Science Journal
Published: (2017-03-01) -
A Simple Cache Emulator for Evaluating Cache Behavior for SMP Systems
by: I. Šimeček
Published: (2006-01-01) -
NCDE: In-Network Caching for Directory Entries to Expedite Data Access in Tiled-Chip Multiprocessors
by: Jae Eun Shim, et al.
Published: (2023-01-01) -
Hybrid update / invalidate schemes for cache coherence protocols
by: R. V. Dovgopol, et al.
Published: (2016-11-01) -
Library Cache Coherence
by: Shim, Keun Sup, et al.
Published: (2011)