A High-Performance FPGA-Based Depthwise Separable Convolution Accelerator
Depthwise separable convolution (DSC) significantly reduces parameter and floating operations with an acceptable loss of accuracy and has been widely used in various lightweight convolutional neural network (CNN) models. In practical applications, however, DSC accelerators based on graphics processi...
Main Authors: | Jiye Huang, Xin Liu, Tongdong Guo, Zhijin Zhao |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-03-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/12/7/1571 |
Similar Items
-
An FPGA-Based CNN Accelerator Integrating Depthwise Separable Convolution
by: Bing Liu, et al.
Published: (2019-03-01) -
Hardware Architecture Design for Hand Gesture Recognition System on FPGA
by: Tsung-Han Tsai, et al.
Published: (2023-01-01) -
A Low Memory Requirement MobileNets Accelerator Based on FPGA for Auxiliary Medical Tasks
by: Yanru Lin, et al.
Published: (2022-12-01) -
An efficient loop tiling framework for convolutional neural network inference accelerators
by: Hongmin Huang, et al.
Published: (2022-01-01) -
FPGA Implementation for Odor Identification with Depthwise Separable Convolutional Neural Network
by: Zhuofeng Mo, et al.
Published: (2021-01-01)