IMPLEMENTATION OF FPGA-BASED RISC FOR LNS ARITHMETIC BY SOFTWARE & HARDWARE
ield Programmable Gate Arrays (FPGAs) have some difficulty with the implementation of deating-point operations. In particular, devoting the large number of slices needed by floating-point multipliers prohibits incorporating floating point into smaller, less expensive FPGAs. An alternative is the Lo...
Main Author: | N. H. Abbas |
---|---|
Format: | Article |
Language: | English |
Published: |
University of Baghdad
2006-03-01
|
Series: | Journal of Engineering |
Online Access: | https://www.joe.uobaghdad.edu.iq/index.php/main/article/view/2958 |
Similar Items
-
RISC Conversions for LNS Arithmetic in Embedded Systems
by: Peter Drahoš, et al.
Published: (2020-07-01) -
Software-oriented approach to hardware-software co-simulation for an FPGA-based RISC extensible processor
by: Tham, Kwang Sheun
Published: (2010) -
Building a RISC microcontroller in an FPGA /
by: 389791 Yap, Zi He
Published: (2002) -
FPGA implementation of 8-bit risc processor core using VHDL /
by: 259884 Mohd. Tahrizi Wan Zoolkifli
Published: (2002) -
Hardware implementation of finite-field arithmetic /
by: Deschamps, Jean-Pierre, 1945-, et al.
Published: (2009)