Artificial Neural Network Modeling of a CMOS Differential Low-Noise Amplifier Using the Bayesian Regularization Algorithm
The purpose of this communication is to present the modeling of an Artificial Neural Network (ANN) for a differential Complementary Metal Oxide Semiconductor (CMOS) Low-Noise Amplifier (LNA) designed for wireless applications. For satellite transponder applications employing differential LNAs, vario...
Main Authors: | Bhuvaneshwari Subburaman, Vignesh Thangaraj, Vadivel Balu, Uma Maheswari Pandyan, Jayshri Kulkarni |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-10-01
|
Series: | Sensors |
Subjects: | |
Online Access: | https://www.mdpi.com/1424-8220/23/21/8790 |
Similar Items
-
Recycling folded cascode two-stage CMOS amplifier
by: Ilghar Rezaei, et al.
Published: (2023-12-01) -
K-Band Hetero-Stacked Differential Cascode Power Amplifier with High Psat and Efficiency in 65 nm LP CMOS Technology
by: Kyu-Jin Choi, et al.
Published: (2021-04-01) -
A Comprehensive Comparison of EMI Immunity in CMOS Amplifier Topologies
by: Simone Becchetti, et al.
Published: (2019-10-01) -
High Gain Amplifier with Enhanced Cascoded Compensation
by: J. Lemus-Lopez, et al.
Published: (2014-04-01) -
Single-Stage CMOS Operational Transconductance Amplifiers (OTAs): A Design Tutorial
by: Jaesuk Choi, et al.
Published: (2023-09-01)