A New Approach to Design of Cost-Efficient Reversible Quantum Dual-Full Adder and Subtractor

A New Approach to Design of Cost-Efficient Reversible Quantum Dual-Full Adder and Subtractor

This paper proposed the design and development of reversible cost-efficient innovative quantum dual-full adder and subtractor or QD-FAS circuit using quantum gate. The proposed circuit can be used as full adder and full subtractor simultaneously, which is designed using double Peres gate or DPG and...

Full description

Bibliographic Details
Main Authors:	Heranmoy Maity, Mousam Chatterjee, Susmita Biswas, Aritra Bhowmik, Bineet Kaur, Ashish Kumar Singh, Parna Kundu, Jagannath Samanta
Format:	Article
Language:	English
Published:	Ram Arti Publishers 2024-04-01
Series:	International Journal of Mathematical, Engineering and Management Sciences
Subjects:	reversible logic gate quantum cost adder subtractor qiskit
Online Access:	https://www.ijmems.in/cms/storage/app/public/uploads/volumes/18-IJMEMS-23-0511-9-2-341-351-2024.pdf

Similar Items

Design of ternary full-adder and full-subtractor using pseudo NCNTFETs
by: SV RatanKumar, et al.
Published: (2023-12-01)

Performance analysis of full adder and full subtractor using quantum-dot cellular automata
by: Ritesh Kumar Jaiswal, et al.
Published: (2023-12-01)

Novel reversible CLA, optimized RCA and parallel adder/subtractor circuits
by: Gharajeh Mohammad Samadi, et al.
Published: (2020-01-01)

Tolerant and low power subtractor with 4:2 compressor and a new TG‐PTL‐float full adder cell
by: Ayoub Sadeghi, et al.
Published: (2022-09-01)

Design and Implementation of Novel Efficient Full Adder/Subtractor Circuits Based on Quantum-Dot Cellular Automata Technology
by: Mohsen Vahabi, et al.
Published: (2021-09-01)

8-Bit Adder and Subtractor with Domain Label Based on DNA Strand Displacement
by: Weixuan Han, et al.
Published: (2018-11-01)

A Novel Full Subtractor /Full Adder Design in Quantum Cellular Automata
by: Mostafa Sadeghi, et al.
Published: (2024-02-01)

LOW COST APPROXIMATE ADDER SUBTRACTOR FOR FIR FILTER
by: W.A. Mahmou, et al.
Published: (2003-09-01)

Multi-Layer QCA Reversible Full Adder-Subtractor Using Reversible Gates for Reliable Information Transfer and Minimal Power Dissipation on Universal Quantum Computer
by: Jun-Cheol Jeon
Published: (2024-10-01)

Low-Power and Reliable Approximate Subtractors for Image Processing Applications
by: Fatemeh Pooladi, et al.
Published: (2024-08-01)

Decimal Multiplication in FPGA with a Novel Decimal Adder/Subtractor
by: Mário P. Véstias, et al.
Published: (2021-06-01)

Low Cost Reversible Signed Converter
by: Wisam Haitham Abbood
Published: (2009-12-01)

Efficient Design of Reversible Adder and Multiplier Using Peres Gates
by: Premanand K. Kadbe, et al.
Published: (2024-10-01)

Self-Biasing High Precision CMOS Current Subtractor for Current-Mode Circuits
by: ARSLAN, E.
Published: (2013-11-01)

A Novel Approach to Design 2-bit Binary Arithmetic Logic Unit (ALU) Circuit Using Optimized 8:1 Multiplexer with Reversible logic
by: Vandana Shukla, et al.
Published: (2015-06-01)

Designing of all-optical subtractor via PC-based resonators
by: Forogh Pakrai, et al.
Published: (2022-06-01)

Design and Analysis of Full Adder Using 0.6 Micron CMOS Technology
by: Lee Chen Fei, et al.
Published: (2023-02-01)

Broadband plasmonic half-subtractor and digital demultiplexer in pure parallel connections
by: Wu Pei-Yuan, et al.
Published: (2022-07-01)

A high‐performance full swing 1‐bit hybrid full adder cell
by: Shahbaz Hussain, et al.
Published: (2022-05-01)

Approximate Full-Adders: A Comprehensive Analysis
by: Ettore Napoli, et al.
Published: (2024-01-01)

Design of Low Power Full-Adder Circuit using Quantum-dot Cellular Automata
by: Faezeh Motalebi, et al.
Published: (2022-03-01)

Ultra-Fast All-Optical Half Subtractor Based on Photonic Crystal Ring Resonators
by: Mohammad Soroosh, et al.
Published: (2020-02-01)

Analysis and Synthesis of Single-Bit Adders for Multi-Bit Adders with Sequential Transfers
by: Sakhybay Tynymbayev, et al.
Published: (2024-07-01)

Design of All-Optical Subtractors Utilized with Plasmonic Ring Resonators for Optical Computing
by: Yichen Ye, et al.
Published: (2023-06-01)

Ultracompact all-optical full-adder and half-adder based on nonlinear plasmonic nanocavities
by: Xie Jingya, et al.
Published: (2017-06-01)

Fast Mux-based Adder with Low Delay and Low PDP
by: H. Tavakolaee, et al.
Published: (2019-07-01)

Real-time fault tolerant full adder design for critical applications
by: Pankaj Kumar, et al.
Published: (2016-09-01)

Approximate adder with reduced error
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)

Pipelined Two-Operand Modular Adders
by: M. Czyzak, et al.
Published: (2015-04-01)

FPGA IMPLEMENTATION OF HYBRID ADDER
by: K. Bala Sindhuri, et al.
Published: (2025-03-01)

Quantum true random number generation on IBM’s cloud platform
by: Vaishnavi Kumar, et al.
Published: (2022-09-01)

An electro-optic half subtractor from a silicon-based hybrid surface plasmon polariton waveguide
by: Liang Zhixun, et al.
Published: (2024-06-01)

Dynamic Power Consumption In CMOS N Bit Full-Adder Circuit
by: Amal Hasan, et al.
Published: (2021-05-01)

ParAlleL: A Novel Population-Based Approach to Biological Logic Gates
by: Felipe A. Millacura, et al.
Published: (2019-03-01)

VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)

Feasibility of Cascadable Plasmonic Full Adder
by: Mitsuo Fukuda, et al.
Published: (2019-01-01)

Post algebras and ternary adders
by: Daniel Etiemble
Published: (2023-03-01)

GDI based full adders for energy efficient arithmetic applications
by: Mohan Shoba, et al.
Published: (2016-03-01)

Wide word‐length carry‐select adder design using ripple carry and carry look‐ahead method based hybrid 4‐bit carry generator
by: Mehedi Hasan, et al.
Published: (2024-02-01)

Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
by: Balasubramanian, Parvathavarthini, et al.
Published: (2018)